

Section	Page
Site Preparation	1
Cabinet Preparation	1 - 4
Illustrations:	
SLB 11846 A	Central Control Section
SLB 11844 A	CPU Cabinet
Figure 1	Logic Rack PCB Locations
SLB 11845 A	MTT Cabinet
SLB 11848 I	AC Cables
Figure 2	AC Cable Runs
Figure 3	DC Cable Runs
SLC 11722 A	VCU Terminal Control
SLB 11989 I	Data Terminal Cable Connections
Figure 4	Ground Strap Connections
SLB 11806 W	Back Plane Wiring
Figure 5	Vermin Shield

Site Preparation

The customer will provide the furniture and proper operating environment for KEY-EDIT 50. Check the conditions noted in Table 1 and inform the customer about any problems. The site should be cleaned before delivery of the system.

Table 1

Temperature	15°C to 32°C (59°F to 90°F)
Humidity	20% to 80% relative humidity
Main AC	100 V $\pm 10\%$ 115 V $\pm 10\%$ 220 V $\pm 10\%$ 230 V $\pm 10\%$ 240 V $\pm 10\%$ 250 V $\pm 10\%$
Main AC Frequency	50 Hz $\pm 1\%$, -2% 60 Hz $\pm 1\%$

Cabinet Preparation

NOTE: Refer to the unpacking and installation procedures in the manufacturer's manual supplied with each peripheral.

1. Open all of the crates and check the contents against the KEY-EDIT system checklist. ✓
2. Move the cabinets to the position shown in the Installation Plan. Place the cabinets as shown in SLB 11846 A. ✓
3. Screw the levelling feet into the cabinet floors and bolt the cabinets together. ✓
4. Install the AC Distribution Unit as shown in SLB 11846 A. ✓
CAUTION: This unit weights 100 lb (45.4 kg). It must be installed with two support rails underneath it.

5. Connect the external bus cables to the PDP/8-E processor. Refer to DEC PDP/8-E Small Computer Handbook (1971) page 10-17 for cable connections. ✓
6. Install the processor on its slides as shown in SLB 11844 A. ✓
7. Remove the logic rack faceplate and slide the rack out. Connect the external bus cables to the feedthrough pcbs (refer Figure 1). ✓
8. Install the disc and disc power supply as shown in SLB 11845 A. ✓
9. Release the disc read/write heads. Refer to 015 Disc Manual. ✓
10. Install the magnetic tape transport (MTT) in the MTT cabinet. (Refer to the Cipher Model 100X Training Manual.) ✓
11. Place the teletype as required and connect the ac and signal cables to the CPU. (Refer Figures 2 and 3.) ✓
12. If a printer is included in the system, position it as required. Connect the ac cable to the AC Distribution Unit and the signal cable to the Line Printer Interface pcb. (Refer Figures 1, 2, 3, and SLB 11848 I.) ✓
13. Place the Key-Data Terminals (KDT) as shown on the Installation Plan. Ensure that the ac power switch on the rear of each KDT is off and connect the ac mains. Some versions of KDTs have all of their controls on the operator faceplate. The ac switch on these is part of the volume control. Turn the control upward until the switch is heard. This ensures that the KDT is turned off. ✓
14. Connect the signal cables to the connector on the back of each KDT and run the cables as required into the system. The normal entry of the system is through the floor of the CPU cabinet. ✓
15. Connect the KDT cables to their respective VCU Terminal Control pcbs. (Refer to SLC 11722 A and SLB 11989 I.)
16. Install the VCU Terminal Control interconnect and insert the VCU DMA and VCU Terminal Control pcbs into rack B of the logic rack. (Refer SLB 11844 A.)

17. Connect the disc and MTT signal cables to their respective data pcbs as shown in Figures 1 and 3.
18. Slide the logic rack into the cabinet and replace the faceplate.
19. Install the ac cables as shown in Figure 2 and SLB 11848 I.
20. Connect the ground straps as shown in Figure 4. Each ground must be connected to bare metal by a star washer and bolt.
21. Ensure that the CPU power and ac circuit breakers on the distribution unit, disc, disc power supply, logic rack, and printer are turned off.
22. Ensure that the site ac mains are turned off.
23. Connect the ac mains to the AC Distribution Unit (refer Figure 2 and SLB 11848 I).


CAUTION: The ac mains connection is:

Ground	(Earth)	Green/Yellow
Hot	(Line)	Brown
Neutral		Blue


24. Turn on the site ac mains.
25. Turn on the distribution unit breaker and depress the system ON switch. The fans in the upper rear of each cabinet should begin operating and the MTT should power up.
26. Turn on the logic rack regulator circuit breaker. Check that the voltage available at the regulator connector pin B33 is 5 V, ± 0 V. (Refer to SLB 11806 W.)
27. Turn on the disc power supply ac circuit breaker. Check that the voltage available at the cable connector is correct.
28. Turn off the disc power supply and connect the dc cable to the disc. Then turn the disc and disc power supply circuit breakers on. The disc RDY lamp should light within two minutes.

29. Turn on the CPU power. Check the dc power supplies. Refer to the DEC PDP-8/E Maintenance Manual; Volume 1, Chapter 4. (DEC-8E-HR1B-D).
30. Using the Cipher Model 100X Training Manual, check the MTT mechanical and electrical adjustments.
31. Switch the TTY selector to LOCAL and check the printer operation by depressing all keys. Switch the TTY selector to LINE.
32. Turn on the printer ac circuit breaker and power it up.
33. Load the mini-loader given in the 100, 100 V, Phase 1 System Library and run the KEY-EDIT diagnostic. Leave the program running for at least an hour, preferably overnight.
34. Turn on all of the KDTs.
35. Ensure that all cables are clamped. Refer Figure 2 and SLB 11989 I.
36. Perform a system cold-start as outlined in the KEY-EDIT 50 System Reference Manual.
37. Check the operation of each KDT and read a Peel tape onto the customer's EDP system.
38. If the system is satisfactory, hang the doors and side panels and fit the vermin shields. (Refer Figure 5.)
39. Ensure that the system log and manual contain the system serial number.


The system is ready for operation.



LEFT SIDE VIEW



FRONT VIEW



RIGHT SIDE VIEW




2				CABINET MODIFICATION				10 APR 64				DJ				4/10			
1				THE FID DEL															
REV				DESC				DATE				BY				CHK			

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION

used on	drawn	scale	date	checked

unless specified
 OO = 1.01 fraction 1/64
 CCO = 1.005 angles 10 30'


CONSOLIDATED COMPUTER INC. OTTAWA		CENTRAL CONTROL SECTION 117V SERIES L - PHASE 1	
sheet 1	2	SLB1184	2



FOR P/L SEE SHTS 2+3


THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.	
SLB11846A size: 1/4 date: 15 DEC 72 unless specified 00 = $\pm .01$ fraction: 1/64 .000 = $\pm .005$ angles: $\pm 0.30^\circ$	CONSOLIDATED COMPUTER INC. OTTAWA FINAL ASSEMBLY CPU CABINET SERIES L-PHASE 1 117 VAC sheet 1 of 3 SLB11844A

REV	ECO	DESCRIPTION	DATE	BY	CHE	APPROVED
1		PRE PROD REL				



PCB	POSITION	RACK
POWER FAIL PROTECT	9	A
REAL TIME CLOCK	10	A
LINE PRINTER INTERFACE	12	A
FEEDTHRU (AC BUS)	14	A
FEEDTHRU (DB ADD)	15	A
FEEDTHRU (DB DATA)	16	A
FEEDTHRU (BMB BUS)	17	A
FEEDTHRU (BAC BUS)	18	A
MTT READ CHECK	19	A
MTT CONTROL	20	A
MTT DATA	21	A
DRUM MTT AND VCU MULTIPLEXOR	22	A
WC & CA	23	A
DISC CONTROL	24	A
DISC DATA	25	A
DERANDOMIZER	26	A
VCU DMA CONTROL	ANY	B
VCU TERMINAL CONTROL	ANY	B

LOGIC RACK PCB LOCATIONS
FIGURE 1.




THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SERIES L PHASE I						drawn <i>[Signature]</i>		CONSOLIDATED COMPUTER INC. OTTAWA		AC CABLES SERIES 50 PHASE I 220/240V			
used on		date		design eng		checked				sheet 1 of 1		no. SLB11848 I	
12 JAN 73		18 APR 73		17 JAN 73		100 = ±.01 fraction ± 1/64 .000 = ±.005 angles = ± 0 30'		material		finish			


rev	eco	description	date	by	chk	apprvd
3	SL 148	CABLE LENGTHS DELETED	24 APR 73	GT	<i>[Signature]</i>	f/0
2	SL 023	INFORMATION ADDED	18 APR 73	DJ	<i>[Signature]</i>	f/0
1		PRE PROD REL	17 JAN 73	<i>[Signature]</i>	<i>[Signature]</i>	

TRANSSEX 18 500-8-72



AC CABLE RUNS PH.1
FIGURE. 2

REAR VIEW



DC CABLE RUNS PH I
FIGURE.3





TABLE 1

FUNCTION	2ND 8	2ND 4	TERMINAL	GROUP
00	—	—	0-3 _a	OR 20-23 _a
01	—	W2	4-7 _a	OR 24-27 _a
10	W1	—	10-13 _a	OR 30-33 _a
11	W1	W2	14-17 _a	OR 34-37 _a

NOTES: 1. RESISTORS R33 THRU R40 TO BE POSITIONED IN MOST SUITABLE LOCATION AT ASSEMBLY.

FOR PARTS LIST SEE SHEETS 2 AND 3


THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.			
used on SLD11707A	drawn DJ	CONSOLIDATED COMPUTER INC. OTTAWA	
scale 1:1	date 15 DEC 72		
unless specified 00 = $\pm .01$ fraction $\pm 1/64$.000 = $\pm .005$ angles = $\pm 0.30^\circ$		checked	title SERIES L-100V VCU TERMINAL CONTROL
final apprvl		material	
sheet 1 of 3		no.	SLC11722A
2 rev		2 rev	

rev	eco	description	date	by	chk	apprvd
2	554	TERM. GROUP COLUMN OF TABLE 1	15 DEC 72	DJ		
1		PRE PRODUCTION	19 JAN 73			

LOGIC RACK.

NOTE: THE MAX. SYSTEM CONFIGURATION OF 16 DATA TERMINALS REQUIRES 4 11835 PCB'S.

DATA TERMINALS (MAX 4 PER PCB 11835)



THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER INC. AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.


SERIES L PHASE I		drawn
used on	date	design eng
NTS	2 MAR 73	D WALSH
scale		checked
unless specified		final apprvl
.00 = $\pm .01$ fraction $\pm 1/64$		
.000 = $\pm .005$ angles $\pm 0^\circ 30'$		

**CONSOLIDATED
COMPUTER INC.**
OTTAWA

CABLE INTERCONNECTIONS
VCU TERMINAL CONTROL
TO DATA TERMINAL
SERIES L PHASE I


title	sheet 1 of 1	no. SLB11989I	rev
-------	--------------	---------------	-----

1	SL107	PRE PROD REL	15 MAR 73	VB	RL	DW
rev	eco	description	date	by	chk	apprvd



GROUND STRAP PH. I FIGURE 4

RACK A




P2

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SLD11806A & SLD11807A		R. Boyd		CONSOLIDATED COMPUTER LIMITED INC. OTTAWA		BACK PLANE WIRING SERIES L-PHASE I LOGIC RACK	
2	Wires from P2. Revised	12 APR 73	EL	3 JAN 73	ENG.	title	
1	P2-13 WAS P2-10. WIRE DESIG. AC1 & AC2 INTERCHANGED	12 APR 73	EL	3 JAN 73	RB	sheet 13 of 28	
PRE PRODUCTION RELEASE		3 JAN 73		RB		no. SLD11806W	
description		date		by		5	

unless specified
 00 = $\pm .01$ fraction $\frac{1}{64}$
 .000 = $\pm .005$ angles $\frac{1}{16}$ 30°

material finish




VERMIN SHIELD

FIGURE 5

PRELIMINARY

BOLT THE
CABINETS HERE



CABINET GUSSETS

FIGURE 6

Power Fail Protect

- Illustrations: D 10185S Power Fail Protect Schematic
D 10185A Power Fail Protect Assembly and Parts List

System Test Programs

- C 11036S 5V 20A Regulator PCB Schematic
C 11036A 5V 20A Regulator Assembly and Parts List
D 11085A AC Power Distribution Rack Assembly and Parts List
SKD 11570A Switch Mounting Bracket Assembly and Parts List
SKA 11570W Switch Mounting Bracket Wiring List
SLB 11731S Interconnect-2 Schematic
SLC 11731A Interconnect-2 Assembly and Parts List
SLB 11732S Interconnect-3 Schematic
SLC 11732A Interconnect-3 Assembly and Parts List
SLB 11783A Main Switch Panel Assembly and Parts List
SLB 11801S AC Power Distribution Unit Schematic
SLD 11801A AC Power Distribution Unit Assembly and Parts List
SLD 11805S Power Supply Schematic
SLD 11805A Power Supply Assembly and Parts List
SLB 11806W Back Plane Wiring
SLB 11819S Interconnect-4 Schematic
SLC 11819A Interconnect-4 Assembly and Parts List
SLB 11820S Interconnect-5 Schematic
SLC 11820A Interconnect-5 Assembly and Parts List

DESCRIPTION

The Power Fail Protect circuitry issues an interrupt to the CPU in the event of the temperature or supply voltage exceeding the specified limits, refer Figure 6-4-1.

Power Low

When the supply voltage is normal the Line Voltage Monitor provides 8 vdc to connector pin B3 of the Power Fail Protect pcb, 10185. The applied voltage varies directly with the line voltage.

The Zener diode, CR1, trip level of 4.3v is set by potentiometer R12 and is applied to the base of Q6. The transistor is normally on. Its collector is at ground level and holds Q7 off; therefore Q7 collector is normally high.

When the line voltage goes low CR1 ceases to conduct. Q6 base will go high and switch the transistor off. Its collector will go high (Vcc) to Q8 base. Q8 conducts, shorts R11, and alters the voltage divider ratio -- R11, R12, R13 -- to hold Q6 off until the line voltage rises about 2 volts above the detection trip level. This prevents alternate run and stop of the CPU if the supply voltage is marginal and fluctuating.

Q7 base goes high (when Q6 switches off) and its collector goes low to IOR gate IC2-12 pin 1. The high output from the gate is inverted to set R-S flip-flop IC3 at pin 9. IC3 output goes high, is inverted, and applied as an interrupt signal to the CPU via connector pin A42. The R-S flop is reset to B Run when the CPU stops.

IC3-8 is also inverted by IC4-4 and applied to NAND gate IC4-13 with IOT 6404, derived from the CPU via connector pin A38. The gate output is a Skip pulse that facilitates the status check of the Power Fail Protect circuit.

Power High

The Power High circuitry is basically the same as the Power Low but Q10 is normally on and its collector low.

If the power goes low Q9 switches on and Q10 switches off. The collector high level is inverted and initiates an interrupt to the CPU.

Temperature High

The Temperature High control is basically a bridge circuit. Two bridge arms contain thermistors (R29, R30); one contains a fixed resistor and the other a potentiometer (R5) for balance adjustment.

The bridge output is applied to a differential amplifier, Q1, Q2. When the operating temperature is normal Q1 is on, Q2 is off, and a high level is present at the base of Q3 (PNP).

Should the temperature rise the resistance of the thermistors will decrease until the bridge is unbalanced. Q1 will switch off, Q2 will switch on and apply a low voltage to Q3 base. Q3 will switch on and apply a high voltage to Q4 base; Q4 collector will then go low to initiate an interrupt via IC2-12 pin 2.

CALIBRATION

Refer Figure

1 Power Low.

1. Connect the monitor to a variable voltage ac power source (Variat).
2. Adjust the variable supply:
 - 117v systems, adjust to 105v
 - 220v systems, adjust to 198v
 - 240v systems, adjust to 216v
3. Connect a high impedance voltmeter (or oscilloscope) to the Power Low test point, connector pin 7.
4. Adjust the power low potentiometer, R12, clockwise until the meter indicates a 5v high level.
5. Adjust counterclockwise until the circuit trips and the meter indicates a low level.

2 Power High.

1. Connect the monitor to a variable voltage ac power source (Variat).
2. Adjust the variable supply:
 - 117v systems, adjust to 129v
 - 220v systems, adjust to 242v
 - 240v systems, adjust to 264v
3. Connect a high impedance voltmeter (or oscilloscope) to the Power High test point, connector pin 9.
4. Adjust the power high potentiometer, R22, counterclockwise until the meter indicates a 0v low level.
5. Adjust clockwise until the circuit trips and the meter indicates a high level.
6. Lower the variable supply voltage and check that the meter indicates a low level (0v).

3 Temperature.

1. Connect a high impedance voltmeter to the temperature high test point, connector pin 8.
2. Raise the temperature of the thermistors to approximately 100F (39.5C). (Hold between thumb and forefinger).

CAUTION: Thermistors are brittle and will break easily.

3. Adjust the temperature high potentiometer, R5, until the meter indicates a 0v low level.
4. Check that the meter indicates a high level (5v) when the thermistors cool.

NOTE: The temperature detection circuit can only be adjusted accurately in a controlled environment, such as a heat chamber.





FIGURE 6-4-1
 RACK LOCATION A6

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.			
used on	drawn	design	
scale	date	checked	approved
unless specified	00 = 1/64	checked	checked
000 = 1/1005	angles = 0 30'	checked	checked
ECO INCORP. REDRAWN		CONSOLIDATED COMPUTER LIMITED	
REDRAWN WITHOUT REV		OTTAWA	
ECO		POWER FAIL PROTECT SCHEMATIC	
ECO		D 10185 S	



**CONSOLIDATED COMPUTER
SERVICES LIMITED
TORONTO-OTTAWA**

POWER FAIL PROTECT

...

CONSOLIDATED COMPUTER SERVICES LTD.				ASSEMBLY PARTS LIST		WORK AREA
COMPILED BY: R. CHARLEBOIS		DATE: 1970 APRIL	APPROVED BY:	TITLE: POWER FAIL PROTECT		SERIAL NO.
USED ON ASSEMBLY: D10152A		DRAWING REV. C				DATE ISSUED
ASSEMBLY NO. D10185A		SHT 1 OF 2				PRODUC
ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS	E.C.O. NO
1	10185P	B	1	P.C.B.		KE 147-B
2	90480-39		2	RESISTOR 100Ω 1/4W	R11, R21.	KE 148-B
3	90480-60		4	RESISTOR 750Ω 1/4W	R10, R15, R20, R25,	KE 163
4	90480-63		2	RESISTOR 1K 1/4W	R3, R7	KE 176
5	90480-71		5	RESISTOR 2.2K 1/4W	R4, R14, R16, R24 R26	KE 191 (
6	90480-77		1	RESISTOR 3.9K 1/4W	, R23	
7	90480-87		3	RESISTOR 10K 1/4W	R1, R9, R19	
8	90480-97		2	RESISTOR 27K 1/4W	R17, R27	
9	90480-43		3	RESISTOR 150Ω 1/4W	R8, R18, R28.	
10	90480-47		1	RESISTOR 220Ω 1/4W	R6	
11	90485		2	RESISTOR VARIABLE 10K DALE 2187	R12, R22	
12	90000		2	RESISTOR VARIABLE 10K BECKMAN	R12, R22	
13	90119		4	CAPACITOR 2.2 μF	C1, C2	
14	90597		9	CAPACITOR 0.01μF 50V	C	
15	90216		2	TRANSISTOR MPS 3704	Q1 TO Q10 (MOTOROLA)	
16	90341		1	DIODE 1N5229B	CR1, CR2.	
17	90323		1	I.C. MC 84CP	IC3	
18	90332		1	I.C. MC 858P	IC1	
19	90332		1	I.C. MC 7401	IC4	
20	90333		1	I.C. MC 7410	IC2	

Feedthrough pcb B20

1. BMB TEST

Starting Address 2000 7604
 3020
 1020
 5200

Monitor each BMB bit. There should be a pattern change as the corresponding Switch Register bit is changed.

Feedthrough pcb B21

2. BAC TEST

Starting Address 4000 7604
 7000
 7000
 7200
 7000
 7000
 5200

Monitor each BAC line. There should be a square wave as the corresponding Switch Register is set to a one.

Feedthrough pcb B21

3. IOP TEST

Starting Address 1000 6447
 5200

Sync off IOP 1

Monitor IOP 1 at pin 28.
 IOP 2 at pin 30.
 IOP 4 at pin 32.

4. KEYSTATION

4.1 BASIC CHECKOUT ROUTINES

4.1.1 Read keyboard data into accumulator.

Toggle in on any page:

6401 SKIP NO KBD FLAG
 5203 JMP +2
 5200 JMP -2
 6426 CLEAR AC, READ DATA, CLEAR FLAG
 7000/7402 NOP/HLT
 5200 JMP RESTART

4.1.2 Strobe data to keystation display.

Toggle in on any page:

7604 LAS DISPLAY CODE
 641 SELECT ADDRESS
 1206 TAD ADDRESS
 6421 STROBE DATA
 7000/7402 NOP/HLT
 5200 JMP RESTART
 7777

4.2 KEYSTATION IOT GENERATOR AND INTERRUPT CONTROL, pcb 10295

4.2.1 Use IOT and Clear Accumulator Test program listed in the Drum and MTT IOT Generator test, 4.1, to test the IOT pulses. The following IOTs should clear the accumulator:

6402
6411
6412
6414
6422

4.2.2 Keyboard Address Test:

Starting Address	7000	7200
		6402
		6402
		6402
		6402
		7100
		6401
		7120
		5200

Ground each keyboard priority flag input: the binary number of that keyboard should appear in the accumulator.

A correct skip is indicated by the link being reset when any of the keyboard priority inputs are grounded.

4.3 KEYSTATION OUTPUT CONTROL, pcb 11075

4.3.1 Starting Address 4000 7604
6411
6412
6414
5200

Monitor a square wave at each of the two output pins for each accumulator bit when the corresponding Switch Register bit is set to a one.

Also try setting each bit to a zero when all other bits are set to a one.

Observe the outputs from each of the three Select Function R-S flops. Each flop is set by one IOT and reset by the other two.

4.3.2 Keyboard Enable:

Starting Address	6000	7604
		6421
		7000
		5200

To test the first set of eight keyboards Switch Register bit 3 must be a one. For the second set of eight keyboards bit 2 must be a one. For the third set of eight keyboards bit 1 must be a one. For the fourth set of eight keyboards bit 0 must be a one.

Each of the eight keyboards corresponds to bits 4 to 11 of the Switch Register. A 4 micro-second pulse should be seen at the selected output.

4.4 INPUT AND PRIORITY RUNDOWN, pcb 10295

4.4.1 Read keyboard data into accumulator.

Starting Address 6000 6422
7000
5200

As each key on the keyboard is depressed its output code should appear in the accumulator.

4.4.2 Strobe data to keystation display.

Starting Address 7000 7604
6411
1206
6421
7000
5200
7777

Change location 7001 to 6411 to output data to keystation buffer A.

Change location 7001 to 6412 to output data to keystation buffer B.

Change location 7001 to 6414 to output data to keystation buffer C.

As the input codes are selected from the Switch Register the correct data should be displayed on the keyboard.

5. DRUM AND MTT IOT GENERATOR, pcb 10298

5.1 IOT and Clear Accumulator Test

Starting Address 6000 7604
3203
7240
7000
7000
7000
5200

Start program at 6000. Set up each IOT in the Switch Register and monitor the IOT pulses. The following IOTs should clear the accumulator:

6502	6541
6504	6542
6512	6551
6522	6552
6524	

5.2 Multiplexor Test

A Drum or MTT break request can be simulated by grounding the Drum Break request line (pin A16) or the MTT Break request line (pin B7).

Start the following program and then monitor the multiplexor signals:


Starting Address 1000 7000
5200

5.2.1 Drum Break Request:

Ground pin A16 and monitor the following signals.

Trigger on Address Accepted, pin A21

MB Out to Drum Data, pin B33



Drum Data to MB In, pin A36	low	
Drum Address Accepted, pin A32		600 ns
Drum Address to DA, pin B21	high	
MTT Data to MB In, pin A26	low	
MTT Address Accepted, pin A23	high	
MB Out to MTT Data, pin B31	low	


5.2.2 Magnetic Tape Break Request.

Remove ground from pin A16.

Ground pin B7.

Monitor the following signals:

Trigger on Address Accepted, pin A21		600 ns
--------------------------------------	---	--------

MB Out to MTT Data, pin B31	
-----------------------------	---

MTT Data to MB In, pin A26	low
----------------------------	-----

MTT Address Accepted, pin A23		600 ns
-------------------------------	---	--------

MTT Address to DA, pin A25	high
----------------------------	------

Drum Data to MB In, pin A36	low
-----------------------------	-----

Drum Address Accepted, pin A32	high
--------------------------------	------

MB Out to Drum Data, pin B33	high
------------------------------	------

5.2.3 Software Flag

Program	6462	6462
	6464	6464
	6461	6461
JMP Program	5200	
HLT	7402	

a. Remove all jumpers for the previous test.

b. Load address and start the above program.

This program halts if the software flag will not set. A square wave should be monitored at pin A9.

6. WORD COUNT AND CURRENT ADDRESS, pcb 10442

1.1	7000	7604
		6522
		7604
		6524
		7604
		6551
		7604
		6552
		6526
		6553
		5200

Monitor the output of each flip-flop for a square wave when the corresponding Switch Register bit is set to a one. All four flops for a particular bit should be toggling.

6.2 Increment Test:

6000 6554
7000
7000
5200

Ground B Break line at pin B10.

Jumper IOT 6554, pin A23, to Drum Adrs Acptd, pin B4, to test drum word count and current address flip-flops. Then Jumper IOT 6554, pin A23, to MTT Adrs Acptd, pin B5, to test MTT word count and current address flip-flops.

Monitor the output of each flip-flop to see that it divides by 2 the previous flip-flop's output.

6.3 Extended Memory Address Test:

2000 7604
6554
7604
6544
5200

Monitor the Q output of the extended memory address flip-flops. As Switch Register bits 6, 7, and 8 are set to a one the corresponding flip-flop should also set.

7. DRUM CHECK

7.1

2000	7300	
1	6501	
2	1221	TAD WC
3	6522	
4	1224	TAD IF
5	6544	
6	1222	TAD CA
7	6524	
10	1223	TAD SECTOR
11	6502	
12	7604	LOAD R/W & TRACK
13	6504	
14	6511	(1225) TAD TIME
15	5200	USE IF FLAG (3226) DCA WAIT
16	5214	IS NOT WORKING (2226) ISZ WAIT
17	7402	(5216)
20	7402	(5200)
21	7770	WC
22	3000	CA
23	0000	SECTOR
24	0000	IF
25	4000	TIME
2026	4000	WAIT

PROCEDURE

Load program into IF & DF 0. To use the program in another field location 2024 must be changed using bits 6, 7, and 8, to give octal address of the field the program is to run in.

1. Load data pattern into locations 3000 to 3007
2. Load address 2000
3. Set bit 0 to a one for write
4. Clear and continue
5. Halt
6. Clear contents of locations 3000 to 3007
7. Load address 2000
8. Set bit 0 to a zero for read
9. Clear and continue
10. Halt
11. Observe data pattern in locations 3000 to 3007

DRUM

8. MTT CHECK

8.1

4000	1232		TAD COUNT	
1	3231		DCA WAIT 2	
2	7300			
3	1226		TAD FIELD	
4	6554			
5	1225		TAD TAPE	
6	6521			
7	7300			
10	6532			
11	1224		TAD CA	
12	6552			
13	7604			
14	6542			
15	1227		TAD WC	
16	6551			
17	6531	USE IF	2230	WAIT 1
20	5200	FLAG NOT	5217	
21	5217	WORKING	2231	WAIT 2
22	5217			
23	5200			
24	6000		CA	
25	10		TAPE	
26	0000		FIELD	
27	7770		WC	
30	0000		WAIT 1	
31	7770		WAIT 2	
32	7770		COUNT	

8.2

PROCEDURE

Load program into IF DF 0. To use the program in another field location 4026 must be changed using bits 6, 7, and 8 to give octal address of the field the program is to run in.

1. Load data pattern to be written into locations 6000 to 6007
2. Load address 4000
3. Set bit 0 to a one for Write
4. Clear and continue; after writing a few blocks of data set bit 4 to a one for a rewind command
5. Halt
6. Clear locations 6000 to 6007
7. Load address 4000
8. Set bit 0 to a zero for Read and bit 1 to a one for Forward motion
9. Clear and continue
10. Halt
11. Observe data pattern in locations 6000 to 6007

9.1 TEST PROGRAM

4000		6501	6501	
4001		TAD CA	1236	
4002		DCA FILL	3242	
4003		TAD WC	1235	
4004		DCA TALLY	3243	
4005	AGAIN,	CLA OSR	7604	/Fill Buffer with
4006		DCA I FILL	3642	/data from SW
4007		152 FILL	2242	
4010		152 TALLY	2243	
4011		JMP AGAIN	5205	
4012		TAD WC	1235	/WC = 7726
4013		6522	6522	
4014		6544	6544	/FLD = 0
4015		CCL CLL	7300	
4016		TAD CA	1236	/CA = 6000
4017		6524	6524	
4020		CLA CLL	7300	
4021		6502	6502	/SC = 0000
4022		TAD WTORRD	1237	
4023		6504	6504	/Command = 4000
4024		TAD TIME	1240	
4025		DCA WAIT	3241	
4026	LNGWT,	6667	6667	/6511
4027		6667	6667	/5200
4030		6667	6667	5226
4031		6667	6667	
4032		1SZ WAIT	2241	
4033		Jmp LNGWT	5226	
4034		Jmp BACK	5200	
4035		WC, 7726		
4036		CA, 6000		
4037		WTORRD, 4000		
4040		TIME, 4000		
4041		WAIT, 4000		
4042		FILL, 0000		
4043		TALLY, 0000		

9.2 PROGRAM OPERATION

This program will write from field zero start location 6000 a 52₈ word buffer containing a number specified from the switch register setting.

1. Toggle the test program into field 0
2. Load address 4000 and press Clear, then Start
3. The current contents of the switch register becomes drum data.

NOTE 1: If the drum flag is setting satisfactorily insert the following sense flag instructions.

Address		Contents
4026	6511	6511
4027	Jmp BACK	5200
4030	Jmp -2	5226

NOTE 2: To read change the following address


Address		Contents
4037	to	2000

NOTE 3: Throughout the test the letters CB denote control board, DB denotes data board, and BB denotes buffer or derandomizer board.


pcb 10282	CB - logic rack slot B23
pcb 10284	DB - logic rack slot B22
pcb 10262	BB - logic rack slot A26

9.3 Observe the following waveforms of the drum match circuitry on the control board.

The figure shows the relationship between the Index Clock, Sector Clock, Drum Sync, and Match Sector Clock.




9.4 The figure shows the output of the Match circuit when sector one is chosen from the switch register.



9.5

The figure shows the Match when Sector Two is chosen from the switch register. For each successive sector chosen the Match will move to the next sector pulse. A maximum of 100₁₀ sectors can be chosen in this manner.



9.5.1 The following waveforms are shown with calibration settings and pertinent data.

Waveform data:


calibration setting = .2 ms/cm
word count = 52₈
mode = write in field 0

Trigger on Index Clock CB G1-2

Break Request CB B24

40 Word CB B40

WC Overflow CB D2-6



When a data transfer is initiated to the drum, six words are transferred immediately to the derandomizer and the logic waits for an index clock. Upon selecting sector zero the derandomizer starts to empty and break requests are initiated for the remaining 44₈ 12-bit words. Two 40 Word pulses are given: One for the first 50₈ word sector and the other to terminate the sector with only two words. Although only two words were written from memory the rest of the sector is filled with the last word taken from CPU memory.

9.5.2 Waveform data:

calibration setting = .1 ms/cm
word count = 52


mode = write
data word = 5252

Trigger on Match· $\overline{SC}$ DB B13

Load data DB A4-1

Write data DB D5-12

CRC DB D4-10



Trigger on Match· $\overline{SC}$ and observe that Match stays up for two sectors when writing 52₈ words. The controller continues to write a whole sector even though only a portion of a sector is included in the word count. As explained for the previous group of waveforms the data to fill the sector is a repetition of the last word written, and the final CRC check word will be calculated on all data, not just words specified from memory.

Note that the CRC word for constant data will always be zero.

9.5.3 Waveform data:

calibration setting = 5 μ s/cm
word count = 52


mode = write
data word = 5252

Trigger on Match· $\overline{SC}$ DB B13

Load data DB A4-1

Write data DB D5-12

CRC DB D4-10



This group of waveforms is exactly the same as the previous group, except that the time base is 5 μ s/cm to show the load pulse every 12 bits, the data output for the data word 5252, and the CRC pulse train for that word.

9.5.4 Waveform data:

calibration setting = 5 μ s/cm
word count = 52


mode = read
data word = 5252

Trigger on Match- $\overline{SC}$ DB B13
Load Word DB A3-13

Read data DB A3-15

Read last BD B-29

Detect CRC E3-4



In the read mode data is received and strobed out of the shift register every 12 bits. At the same time Read Last commands are sent to the derandomizer to store the 12-bit word.

9.5.5 Waveform data:

calibration setting = .1 ms/cm
word count = 52


mode = read
data word = 5252

Trigger Match- $\overline{SC}$ DB B13
Load word DB A3-13

Read data DB A3-15

Read last DB B29

Detect CRC DB E3-4



This group of waveforms is exactly the same as the group in 9.5.4, except the time base is changed to .1 ms/cm to see the entire read for 52 words. The read process continues to the end of the sector even though only 52 words are transferred into memory.

9.5.6 Waveform data, derandomizer read logic:


calibration setting = 50 μ s/cm
word count = 52

mode = read
data word = 5252

Trigger 1 Drum BRK REQ BB B14

40 Word BB B3

Drum Data BB In BB B13



The waveforms are of signals required to initiate a derandomizer read.

9.5.7 Waveform data, derandomizer write logic:

calibration setting = .2 ms/cm
word count = 52


mode = write
data word = 5252

Trigger 1 Drm BRK REQ BB B14

INHBB Shut Down BB B6

BB Out Drum Data BB B7

Drum Wait Sync BB B29



The waveforms are signals required to initiate a derandomizer write.

NOTES: Due to the unsynchronized nature of read and write the internal waveforms become blurred and difficult to record.

If the computer break response is slow (greater than 4.7 μ s) the input address can get ahead of the output address causing data to be out by six words.

9.6 FINAL CHECK

Load the latest diagnostic program to check all aspects of the drum logic.

10.1 TEST PROGRAM

TOGGLE THE FOLLOWING TEST PROGRAM

4000		CLA OSR	7604	/select MTT from SW
1		6521	6521	
2		CLA MLT	7602	
3		6554	6554	/Set FLD = 0
4	BACK,	TAD CA	1236	
5		DCA FILL	3242	
6		TAD WC	1240	
7		DCA TALLY	3243	
10	UP,	CLA OSR	7604	/Write contents of SW
11		DCA I FILL	3642	
12		ISZ FILL	2242	
13		ISZ TALLY	2243	
14		JMP UP	5210	
15		6532	6532	/clear controller
16		TAD CA	1236	
17		6552	6552	/set up current address
20		TAD WTCOM	1237	
21		6542	6542	/set up write command
22		TAD WC	1240	
23		6551	6551	/set up word count and
24	WAIT,	6667	6667	/start motion/6531
25		6667	6667	Jmp Back
26		6667	6667	Jmp Wait
27		6667	6667	/wait loop
30		6667	6667	
31		6667	6667	
32		6667	6667	
33		ISZA	2241	
34		JMP WAIT	5224	
35		JMP BACK	5200	5204
36	CA,		6000	
37		WTCOM,	4000	
4040	WC,		7770	
41	A,		0000	
42	FILL,		0000	
43	TALLY		0000	

10.2 PROGRAM OPERATION

The test program will select an MTT from the switch register. Eight word blocks will be written from the contents of the switch register. A long wait loop is used instead of waiting for the flag. This enables cycling the control commands even though a fault prevents the flag from setting. Once the flag is setting properly the wait loop is replaced with the flag sensing IOT as shown below:

change	address	to	contents
	4024	6531	6531
	4025	Jmp BACK	5204
	4026	Jmp WAIT	5224

1. Toggle in the program instructions.
2. Load address 4000, set the Switch Register to the desired MTT (MTT 1 = 0010) and press Clear, Continue.
3. The program will halt. Set the Switch Register to equal the desired data and press Continue.
4. The program will write consecutive blocks taking the current contents off the switch register as data.

NOTE: To read consecutive blocks change address 4037 to 2000.


10.3 The following waveforms are shown with calibration settings and pertinent data.

10.3.1 Waveform data:

calibration setting = 1 μ s/cm

640 khz OSC CB A5-5

511.57 khz OSC CB A5-9



The oscillator waveforms are taken at the emitter follower output. The 511.57 khz oscillator will remain constant because it dictates the interrupted gap. The other oscillator's frequency will depend on the word density. The 640 khz oscillator is for 800 bpi.

10.3.2 Waveform data:

calibration setting = 5 ms/cm
word count = 10₀


mode = write
data word = 252

Trigger 6532 CB B18

Read permit CB C3-5

Run CB B35

Scaler CB B3-8



Read Permit illustrates a 16 ms start-up time. The blank period in the scaler output is the time taken for data to be transferred to tape. The Run waveform shows the end of the stop time.

10.3.3 Waveform data:

calibration setting = 50 μ s/cm
word count = 10₈


mode = write
data word = 252

Trigger Read Permit CB C3-5

Break request CB B39

WC Overflow flop CB F3-6

Write Data CB B33



These waveforms are triggered by read permit. The picture shows an eight word data block.

10.3.4 Waveform data:

calibration setting = 2 ms/cm
word count = 10₈


mode = write
data word = 252

Trigger Write Data CB B33

Stop flop CB H4-9

Motion CB B35

Read Clock CB H4-3



This group of waveforms illustrate the shutdown sequence. The motion flop is reset about 13 ms after data is written onto tape. The read clocks shown are the Read after Write data.

10.3.5 Waveform data:

calibration setting = 5 ms/cm
word count = 10₈


mode = read
data word = 252

Trigger on 6532 CB B18

Read Permit CB C3-5

Read Sync CB H4-5

Break Request CB B36



This group of waveforms illustrates the control timing for Read. The start-up time for read is 8 ms.

10.3.6 Waveform data:

calibration setting = .1 ms/cm
word count = 10


mode = write
data word = 252

Trigger clock CRC DB F1-8

Strobe Data out DB B1-1

Strobe LRCC out DB B1-9

Strobe CRCC out DB G5-3



The waveforms shown are taken on the data pcb for a block of eight words and show the major data and CRC gating signals.

10.3.7 Waveform data:

calibration setting = .1 ms/cm
word count = 10


mode = read
data word = 252

Trigger read clock DB B4

Data in DB B16

Read Parity DB G2-12

1 to BRK DB B-11



These waveforms show the major gating signals during Read.

10.3.8 Waveform data:

calibration setting = 20 μ s/cm
word count = .4
mode = write
data words = 6000 = 0

6001 = 7
6002 = 70
6003 = 370

Test Program changes = 4011 = 7200

trigger CRC clock

DB C2-9

Data at C2-9

DB C3-9

DB C3-10

DB C3-7

DB C3-6



DB C4-9

DB C4-10

DB C4-7

DB C4-6

The waveforms show the output of the CRC generator flops as the data 0, 7, 70, 370 is read from memory.



10.3.9 Waveform data:

calibration setting = .1 ms/cm
word count = 10


mode = read
data word = 252

Trigger Read Clock RC B22

LRCC detect RC H5-8

CRCC detect RC H5-8

Strobe CRCC RC A1-8



These waveforms show the LRCC and CRCC detect signals when reading a block of eight data words (0252).

10.3.10 Waveform data:

calibration setting = .1 ms/cm
word count = 4

mode = read
data words = same as for write
test program change = 4037 → 2000

Trigger read clock
RC B32

Data at I4-5

I4-9

H4-5

H4-9



G4-5

G4-9

F4-5

F4-9

E4-9



These waveforms show the hardware CRC calculation for the four data words 0, 7, 70, 370.

10.4

WRITE END OF FILE

Use the following program to test EOF


```
* 2000      6532      6532
 2001      TAD EOF    1207
 2002      6542      6542
 2003      6551      6551
 2004      6531      6531
 2005      Jmp BACK   5200
 2006      Jmp .-2     5204
EOF,      400        400
```

Trigger WEOF CB B8

Read Permit CB H1-6

1 to Stop CB E4-9

Run CB A37



20 ms/cm

10.5

FINAL CHECK

Load latest diagnostic program to automatically check Write, Read, EOF, and Status.




FIGURE 6-2-5

B	ECO KE 499 INCORP	B No. 72	LL	B11036P	used on	scale	11 MARCH 71	M. N.	drawn	CONSOLIDATED COMPUTER SERVICES LIMITED TORONTO-OTTAWA	5V 20A REGULATOR PCB SCHEMATIC
A1	DREVO [®] 176 INCORP	23 FEB 72	WB	unless specified				design appr			
A	ECO [®] KE 293 INCORP	10 JAN 72	RWL	fractions ± 1/64				checked			
Ø1	DREVO [®] 056 INCORP	27 JULY 71	MJ	.00 = ±.01 .000 = ±.005 angles = ± 0°30'							

CON LIDATED COMPUTER SERVICES LTD.				ASSEMBLY PARTS LIST		WORK AREA
COMPILED BY: R.M.		DATE: 21 MAY 71	APPROVED BY: <i>[Signature]</i>		TITLE: LOGIC RACK REGULATOR 5V-20A PCB ASSY	SERIAL NO.
USED ON ASSEMBLY: D11034A 1/2		DRAWING REV. A		DATE ISSUED		
ASSEMBLY NO. C11036A		SHT 1 OF 2		PRODUCT		
ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS	E.C.O. NO.
1	B 11036P		1	LOGIC RACK REGULATOR P.C.B.		Ø2(DREVO*3
2	91757		15	TAB 250 FASTON	AMP 428 22-2	Ø3(DREVO*11
3	91817		4	TAB 110 FASTON	AMP 61134-1	A(ECO*KE 293
4	91538		1	TRANSFORMER 95038 HAMMOND	T ₁	
5	90598		1	TRANSISTOR MPS 3702	Q ₄	
6	90597		1	TRANSISTOR MPS 3704	Q ₃	
7	91767		1	IC. MFC 6030	Q ₆	
8	91763		1	SEMICONDUCTOR 2N 5170	Q ₅	
9	90482-43		1	RESISTOR 150Ω 1W	R ₁₇	
10	90484		1	RESISTOR TRIM-FOT 1K 1W	R ₁₃	
11	90480-63		1	RESISTOR 1K 1/4W	R ₁₄	
12	90480-15		3	RESISTOR 10Ω 1/4W	R ₃ , R ₅ , R ₁₂	
13	90480-55		3	RESISTOR 470Ω 1/4W	R ₁ R ₁₅ , R ₁₆	
14	90480-8		1	RESISTOR 5.1Ω 1/4W	R ₄	
15	90480-31		3	RESISTOR 47Ω 1/4W	R ₁₈ , R ₁₉ , R ₂₀	
16	90480-3		1	RESISTOR 3.3Ω 1/4W	R ₂	
17	91161		2	DIODE 1N4002	CR ₂ , CR ₃	
18	91764		1	DIODE 1N4734A	CR ₁	
19	90103		3	CAPACITOR 22 μf 35V	C ₁ , C ₂ , C ₆	
20	91583		1	CAPACITOR 0.1 μf 50V	C ₄	
21	90099		1	CAPACITOR 1000 μf 25V	C ₅	
22	90098		1	CAPACITOR 2200 pf 500V	C ₃	
23	91902		14	EYELET 3/32 DIA x 5/32 LG	BRASS	
					SPARE NAUR E-46	

CONSOLIDATED COMPUTER SERVICES LTD.

ASSEMBLY PARTS LIST



WORK AREA

COMPILED BY: RM.	DATE: 27 MAY 71	APPROVED BY: C.B. (signature)
USED ON ASSEMBLY: D11034A 12	DRAWING REV. A	
ASSEMBLY NO. C11036A	SHEET <u>2</u> OF <u>2</u>	

TITLE:

LOGIC RACK REGULATOR
5V. 20A PCB ASSY.

[illegible]



ASSEMBLY PARTS LIST

WORK AREA

OLIDATED COMPUTER SERVICES LTD.

COMPILED BY:

一

DATE:

21 MAY 71

APPROVED BY:

2655. COY B

TITLE:

ASSEMBLY

DRAWING REV.

△

USED ON ASSEMBLY:

AC POWER DISTRIBUTION RACK

ASSEMBLY NO.

55010


五

SHIT OF


CONSOLIDATED COMPUTER INCORPORATED				ASSEMBLY PARTS LIST		QTY RUN
COMPILED BY:	DATE	APPROVED	TITLE:	DATE ISSUED		
SKD	10 OCT 72	10/11	SUB ASSY SWITCH MOUNTING BRACKET SERIES 1000 DATA TERMINAL (BALL TYPE)	CONTROL		
USED ON ASSEMBLY SKD 11565 A	DRAWING REV 4			QTY. REQ.	QTY. AVAILABLE	
ASSEMBLY NO.	PART NO.	RV	QTY	DESCRIPTION	REMARKS	
SKD 11570 A	SKD 11570 M		1	SWITCH MOUNTING BRACKET		
	92352		1	LAMP ASSY RED # 162 8430 0931 502	DIALCO	DS1
	92353		1	LAMP ASSY GREEN # 162 8430 0932 502	DIALCO	DS2
	92884		1	LAMP ASSY YELLOW # 162 8430 0933 502	DIALCO	DS3
	91311		3	LAMP 6V .04A # 345	CHICAGO MIN LAMP WORKS	
	SKB 11625 M		3	THUMB WHEEL		
	91935		3	SCREW 4-40 UNC X 1/4 LG SOCKET HEAD SET		
	93126	*	1	POTENTIOMETER 500R AUDIO TAPER		R1
	92887	*	1	POTENTIOMETER 100K CARBON (NOT WIRE WOUND)		R2
	92889	*	1	POTENTIOMETER 500R CARBON (")		R3
	92889		1	AD-R-SWITCH		S1
	90283		1	FUSE HOLDER		
	90276		1	FUSE SLO BLO 115V 1 1/2 A		F1
	90279		1	FUSE SLO BLO 230V 1/2 A		F1
	92902		1	SPEAKER 8 R P222	DAKCO	
	90013-34		3	SCREW 8-32 X 1/4 PPH		
	92892		1	RECEPTICAL # 1625-4R	MOLEX	
	92894		4	FEMALE CONTACT # 1561	MOLEX	F1
	92890		1	LINE FILTER & CONNECTOR # 1EE 115/230V	CORCOM	J2
	92897		1	RECEPTICAL # 1625 6R	MOLEX	J1
	92893		6	WIRE CONTACT # 1560	MOLEX	
	91974		1	HOUSING AMP 1-480276-0	AMPTE-N-LOK	P2
	92695		6	CONTACT AMP CH16-1	AMPTE-N-LOK	

CONSOLIDATED COMPUTER INCORPORATED				ASSEMBLY PARTS LIST		QTY RUN	
COMPILED BY:	DATE	APPROVED BY	TITLE:			DATE ISSUED	
JPB	10 OCT 72		SUB ASSY SWITCH MOUNTING BRACKET				
USED ON ASSEMBLY		DRAWING REV					
SKD 11565 A		4	SERIES 1000 DATA TERMINAL (BALL TYPE)				
ASSEMBLY NO		SHT	CONTROL				
SKD 11570 A		2 OF 3					
ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS	QTY. REQ.	AVAIL
23	90605-2		25"	WIRE 20 GA STRANDED RED			
24	90605-4		25"	YEL			
25	90605-1		25"	GRN			
26	90605-6		20"	WHI			
27	90605-5		5"	GRN			
28	90604-0		50	WIRE 18 GA STRANDED BLK			
29	90604-9		40	WHI			
30	90604-5		12"	GRN			
31	90604-4		5"	YEL			
32	90195		10	CABLE TIE			
33	SKB 11696M		1	MOUNTING BRACKET			
34	90043-13		2	SCREW 4-40 UNCLX 3/8 LG PPH			
REF	SKA 11570W			WIRING			
*	93126			SPEC CONTROL DWG REQ'D			
	92887			" "			
	92888			" "			

CONSOLIDATED COMPUTER LTD				TITLE WIRING - SUB ASSY SWITCH MOUNTING BRACKET SERIES 1000 DATA TERMINAL (BALL TYPE)			ASSY NO	REV	
COMPILED BY		DATE	APPR BY	USED ON			REMARKS	ECO	APP
JPS		21 AUG 72	4-1	SKD 11570A			SKD 11570A	SKD 11570A	1 OF 1
WIRE NO	WIRE SIZE	COLOR CODE	LGT	FROM	TO	SIGNAL	REMARKS	ECO	APP
1	20 GA	RED	14"	P1-1	LS1	5V		SKD12	
2	20 GA	RED	6"	LS-1	DS3-1	5V		SKD14	
3	20 GA	RED	2"	DS3-1	DS2-1	5V			
4	20 GA	RED	2"	DS2-1	DS1-1	5V			
5	20 GA	YEL	12"	P1-2	DS2-2	READY			
6	20 GA	BRN	12"	P1-3	DS3-2	ERROR			
7	20 GA	BLU	12"	P1-4	R1-2	TDNE			
8	20 GA	BLU	6"	R1-3	LS-2	TDNE			
9	20 GA	GRN	4"	DS1-2	GND	GND			
10	18 GA	WHI	39"	J2 - NEUTRAL	P2-1	NEUTRAL			
11	18 GA	BLK	12"	J2 - LINE	SI-1	LINE			
12	18 GA	GRN	12"	J2 - EARTH	CHASSIS GND	GND			
13	18 GA	BLK	6"	SI-2	FI-1	LINE			
14	18 GA	BLK	30"	FI-2	P2-2, 4, 5 OR 6	LINE	SEE TABLE SKD 11570A		
15	18 GA	YEL	2"	P2-1	P2-3	115V	"		
16	18 GA	YEL	2"	P2-2	P2-5	115V	"		
17	20 GA	BRN	6"	R2-1	J1-1	CHASSIS			
18	20 GA	YEL	6"	R2-3	J1-2	"			
19	20 GA	GRN	6"	R2-2	J1-3	"			
20	20 GA	BRN	6"	P3-1	J1-4	CHASSIS			
21	20 GA	YEL	6"	P3-2	J1-5	"			
22	20 GA	GRN	6"	P3-3	J1-6	"			
23	18 GA	YEL	2"	P2-2	P2-3	220, 230 OR 240 V	SEE TABLE SKD 11570A		



v		eco		PRE - PROD. RELEASE		8 DEC 72		DJ		by		chk		approved	
THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.															
used on SLC 11731A				drawn MJ				checked MJ				final approval MJ			
scale 2 NOV 72				date 2 NOV 72				unless specified 00 = $\pm .01$ fraction $\pm 1/64$ 000 = $\pm .005$ angles $\pm 0.30^\circ$				finish			
material				finish				material				finish			
CONSOLIDATED COMPUTER INC. OTTAWA				SCHMATIC SERIES - L - 100V INTERCONNECT - 2				title				sheet 1 of 1			
no.				SLB 117315				rev				1			



FOR PARTS LIST SEE SHT 2

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.




**CONSOLIDATED
COMPUTER INC.**
OTTAWA


PCB ASSEMBLY
SERIES L-100V
INTERCONNECT-2

sheet	1 of 2	no.	SLC11/01A	rev
-------	--------	-----	-----------	-----

1	rev	ecg	PRE-PROD. RELEASE	8 DEC 72	DJ	MJ	rev	ecg
							description	date



THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.	
SLC 11732 A	
used on	drawn
scale	2 NOV 72
unless specified 00 = $\pm .01$.000 = $\pm .005$	fraction $\frac{1}{64}$ angles $\pm 0.30^\circ$
ev	eco
PRE - PROD RELEASE	8 DEC 72
description	by
	chk
	apprvd
CONSOLIDATED COMPUTER INC. OTTAWA	
SCHEMATIC SERIES - L - 100V INTERCONNECT-3	
material	finish
sheet 1 of 1	SLB 11732 S




FOR PARTS LIST SEE SHT 2

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SLD11707A		DJ	PCB ASSEMBLY	
scale	2:1	drawn	SERIES L-100V	
date	25 OCT 72	design	INTERCONNECT - 3	
unless specified		checked	HNS	
00 = 1/64	fraction	final	sheet 1 of 2	
000 = 1/1000	angles = 0 30'	approved	S/LC 11732A	



PRE PROD. RELEASE		8 DEC 72	DJ	ML
description		date	by	chk
1				

CONSOLIDATED COMPUTER INC.		OTTAWA	
material		finish	



FOR P/L SEE SHT 2

[illegible]






REAR VIEW
TYPICAL FOR J2 TO J8

- NOTES:
1. F1 TO F5 5A SLOW BLOW
 2. JUMPERS MUST BE INSTALLED IN ALL UNUSED THERMAL CUTOUTS

FIGURE 6-1-26

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.			
DATE	01 JAN 73	DESIGN	T10
SCALE		CHECKED	
UNLESS SPECIFIED		FRACTION 1/64	
000 = 1.005		ANGLES 10 30	
1 PRE-PRODUCTION RELEASE		CONSOLIDATED COMPUTER LIMITED OTTAWA	
SCHEMATIC AC POWER DISTRIBUTION SERIES 1 PHASE		255/240V	
11		SL3118015	



NOTE : RUBBER STAMP OF "UNITED STATES OF AMERICA"
SLINK INK CCL PART NO. 9532 IN 8
HIGH GOTHIC CHARACTERS

				SLS-786A	DATE	TIME	CITY
				0902	DOE	0600	GROVE
				ITEMS RECEIVED			FPO
				QUANTITY - 54			GOODS S.W.
				UNIT PRICE \$	TOTAL \$		PROV
				DOCS - 005			
1	OFF PRODUCTION OFFICE			AMOUNT \$2			

CONSOLIDATED COMPUTER
SERVICES LIMITED
TORONTO-OTTAWA

ASSEMBLY
AC POWER
DISTRIBUTION UNIT
SERIES 1-PHASE 120/240V


CONSOLIDATED COMPUTER INCORPORATED				ASSEMBLY PARTS LIST		QTY RUN	P
COMPILED BY:	DATE	APPROVED BY	TITLE:			DATE ISSUED	W
MJ	19 JAN 73		ASSEMBLY				S
USED ON ASSEMBLY SLB11786A			AC POWER 220/240V DISTRIBUTION UNIT (FOR DWG SERIES L - PHASE 1 (SEE SHT 1))				
ASSEMBLY NO SLB11801A			SHT 2 OF 5		CONTROL		
ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS	QTY. REQ.	AVAIL
1	D11089M		1	FRONT PANEL			
2	D11090M/1		1	SIDE PANEL (RH)			
3	D11090M/2		1	SIDE PANEL (LH)			
4	D11092M		1	BASE			
5	D11093M		1	BOTTOM SCREEN			
6	D11094M		1	TOP SCREEN			
7	SLD11788M		1	REAR PANEL			
8	D11103MA		1	FILTER BOX & COVER			
9	SLB11790M		1	CONNECTOR PLATE			
10	919552		1	FILTER (SPRAGUE)	JN17-3715E		
11	919553		1	CONTACTOR (CUTLER HAMMER)	C10CN2A		
12	92061		1	TRANSFORMER (HAMMOND)	97536		
13	92119		1	CIRCUIT BREAKER (AIRPAX)	15A		
14	91586		1	ELAPSED TIME METER			
15	91949		3	HANDLE (HAMMOND)	9W HARDWARE		
16	91921		6	FERRULE			
17	91956		1	OUTLET BOX CONNECTOR			
18	91937		1	CONNECTOR (AMP)	1-480319-0		
19	91939		2	CONNECTOR (AMP)	1-480304-0		
20	91940		1	CONNECTOR (AMP)	1-480273-0		
21	93214		1	CONNECTOR, TWO SCREW	THOMAS BETTS 3302		
22	93074		7	RECEPTACLE, 3 SOCKET	HUBBEL 5658		
23							

CONSOLIDATED COMPUTER INCORPORATED				ASSEMBLY PARTS LIST				QTY RUN		
COMPILED BY: M1		DATE 19 JAN 73	APPROVED BY		TITLE: ASSEMBLY 220/240V AC POWER DISTRIBUTION UNIT SERIES L - PHASE 1				DATE ISSUED	
USED ON ASSEMBLY SLB11786A			DRAWING REV 1						CONTROL	
ASSEMBLY NO SLD11801A			SHT 3 OF 5						QTY. REQ.	
ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS					
24	90283		5	FUSE HOLDER						
25	92284		5	FUSE, 5 AMP SLO - BLO						
26	90043-24		37	SCREW, 6-32 x 3/8 LG PPH						
27	90043-25		10	SCREW, 6-32 x 1/2 LG, 100° CSK PPH						
28	90043-47		15	SCREW, 10-32 x 1/2 LG PPH						
29	90043-46		4	SCREW, 10-32 x 3/8 LG PPH						
30	90044-47		6	SCREW, 10-32 x 1/2 LG, 100° CSK PPH						
31										
32	91903		8	SCREW, CAP HEX HD 5/16-18 x 1 LG						
33	91202		35	NUT, KEP 6-32						
34	91301		23	NUT, KEP 10-32						
35	91574		12	NUT, CLIP FLOATING (ESNA)						
36	91904		8	NUT, HEX 5/16-18						
37	90122		7	WASHER, FLAT NO.6						
38	90124		4	WASHER, FLAT NO.10						
39	91905		8	WASHER, FLAT 5/16 DIA						
40	91448		1	WASHER, STAR NO.10						
41	91368		8	WASHER, LOCK 5/16 DIA						
42	BS11069M		1	LABEL, WARNING						
43	91948		4	JUMPER, (CINCH JONES)	142J-1					
44	90043-37		4	SCREW, 8-32 x 5/8 LG PPH						
45	91493		4	NUT, KEP 8-32						
46	91957		1	TERMINAL BLOCK, (KULKA)	602C-2202-11					


CONSOLIDATED COMPUTER INCORPORATED				ASSEMBLY PARTS LIST		QTY RUN	
COMPILED BY: M	DATE 19 JAN 73	APPROVED BY	TITLE:	ASSEMBLY AC POWER 220/240V DISTRIBUTION UNIT SERIES L - PHASE 1			
USED ON ASSEMBLY SLB11786A		DRAWING REV 1					
ASSEMBLY NO. SLD11801A		SHT 4 OF 5		CONTROL			
ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS	QTY. REQ.	AVAIL
47	91947		1	MARKER STRIP (KULKA)	MS602-11XP-7E		
48	91114		11	TERMINAL RING			
49	91936		11	TERMINAL RING			
50	91110		3	TERMINAL RING			
51	91400		12	TERMINAL RING			
52	91924		18	TERMINAL RING			
53	90932		14	TERMINAL RING			
54	90600-0		80	WIRE, 10 AWG BLK			
55	90600-9		56	WIRE, 10 AWG WHT			
56	90600-5		54	WIRE, 10 AWG GRN			
57	90601-0		46	WIRE, 12 AWG BLK			
58	90601-9		35	WIRE, 12 AWG WHT			
59	90601-5		29	WIRE, 12 AWG GRN			
60	90603-0		22	WIRE, 16 AWG BLK			
61	90603-9		31	WIRE, 16 AWG WHT			
62	90603-5		16	WIRE, 16 AWG GRN			
63	90604-0		31	WIRE, 18 AWG BLK			
64	90604-2		53	WIRE, 18 AWG RED			
65	90604-9		19	WIRE, 18 AWG WHT			
66	90604-5		18	WIRE, 18 AWG GRN			
67	91938		1	CONNECTOR, HOUSING (AMP)	1-480318-0		
68	91744		2	CONNECTOR PIN (AMP)	60620-1		
69	91745		26	CONNECTOR SOCKET (AMP)	60619-1		

[illegible]



TOPVIEW WITH
COVER REMOVED FOR
CLARITY



SECTION A-A
SCALE 2:1



SECTION B-B
SCALE 2:1



NOTE:

- 1 TORQUE ON ITEM IS TO BE 25 LB. IN MIN. 50 LB. MAX
- 2 HEAT SINK COMPOUND SMALL DODGE
- 3 CHARACTERS TO BE IN BLACK APPROXIMATE SIZE AND LOCATION
- 4 BROWN USING DETRASET OR ZAND RUBBER STAMPING
- 5 CABLE MUST PROTRUDE OUT OF SUPPLY THE MIN. OF 4 FT.

FOR PART LIST SEE SUT. 3 OF 6

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.			
ELC11807A	REVISED	DATE	BY
1-1	4 JAN 73	100	AL
APPROVED		DATE	
1/68		1/68	

**CONSOLIDATED
COMPUTER INC.**


OTTAWA

ASSEMBLY

SERIES L - PHASE 1



POWER SUPPLY

(220/240 VAC)



- PLANT OVER EXISTING
FOUNDED WITH
BANK 24.1

— SEE NOTE 3 — PAGE 2 OF 6



SECTION D-D
SCALE: 4"=1'

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SLD11807A read yr scale date JAN 73		R. EYD draw H/D deep change	CONSOLIDATED COMPUTER INC. OTTAWA	ASSEMBLY CEFBL - PHASE I POWER SUPPLY (200/220 VAC)
ess specified 00 = .01 fraction: 1/64 000 = .005 angles: 0-30				title 2 61 SLD1180-A

CONSOLIDATED COMPUTER INCORPORATED				ASSEMBLY PARTS LIST		QTY	RUN
COMPILED BY: R BOYD		DATE 4 JAN 72	APPROVED BY	TITLE: ASSEMBLY SERIES L - PHASE I POWER SUPPLY (220/240 VAC)		DATE ISSUED	
USED ON ASSEMBLY SLD 11807A		DRAWING REV 1		FOR DWG SEE SHT. 1 OF 6 & 2 OF 6		CONTROL	
ASSEMBLY NO. SLD 11805A		SHT 3 OF 6					
ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS	QTY. REQ.	AVAIL
1	SLD 11808MA		1	BASE			
2	SLD 11809M		1	REAR PANEL			
3	SLD 11810M		1	COVER			
4	B11065M		2	CAPACITOR HOLDING BRACKET			
5	B11062M		1	HEAT SINK			
6	B11063M		1	INSULATION PAD			
7	C11766A		1	ASSY. POWER SUPPLY 5V 1A			
8	11066A		1	PCB LOGIC RACK REGULATOR			
9	B310214W 1/2		4	SPACER			
10	91485		1	FAN	(SPRITE NO. SP2A3 220/240V)		
11	91762		1	TRANSFORMER (HAMMOND)	95622		
12	91765		1	CAPACITOR ELECTROLYTIC 260000 uf	9/w HARDWARE		
13	91763		1	CAPACITOR ELECTROLYTIC 26000 uf	9/w HARDWARE		
13	91766		1	CAPACITOR ELECTROLYTIC 27000 uf	9/w HARDWARE		
14	91836		1	CAPACITOR CLAMP (MALLORY)	VR8		
15	91799		2	DIODE RECTIFIER MR 1310 SLR	9/w HARDWARE		
16	91755		2	DIODE RECTIFIER IN 3208R	9/w HARDWARE		
17	90283		3	FUSE HOLDER	9/w HARDWARE		
18	91836		1	FUSE, 2.5 AMP. SLO BLO	FI		
19	90299		2	FUSE .125 AMP SLO BLO	F2, F3		
20	91759		1	VOLTAGE SELECTOR (MCMURDO)	B 279002/A		
21							
—							

CONSOLIDATED COMPUTER INCORPORATED				ASSEMBLY PARTS LIST		QTY RUN	PR
COMPILED BY:	DATE	APPROVED BY	TITLE:			DATE ISSUED	W/
R. Boyd	4 JAN 13		ASSEMBLY				S/
USED ON ASSEMBLY			SERIES L PHASE I, POWER SUPPLY				
SLD 11807A			(220/240 VAC)	FOR DWG. SEE SHT 1 OF 6 & 2 OF 6		CONTROL	
ASSEMBLY NO.							
SLD 11805A			SHT 4 OF 6				
ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS	QTY. REQ.	AVAIL
22	91746		1	BREAKER (AIRPAX)	2-5-1-203		
23	91743		1	HOUSING SOCKET	MATE N-LOK		
24	93029		15	DIN CONTACT SOCKET	MATE N-LOK		
25	91758		4	NYLON SPACER	AMP 61117-1		
26	91901		1	STANDOFF HEX $\frac{1}{4}$ X $1\frac{3}{4}$ LG X 6-32	NYLON		
27	90043-28		4	SCREW, 6-32 UNC X 1 LG. PPH.			
28	90043-25		9	SCREW, 6-32 UNC X $\frac{1}{2}$ LG. PPH.			
29	90040-24		1	SCREW, 6-32 UNC X $\frac{3}{8}$ LG X 100° PPH.			
30	93182-1		4	SCREW, *8 SELF TAPPING X $\frac{3}{8}$ PPH.	SPACER ST 5324		
31	90043-23		17	SCREW, 6-32 UNC X $\frac{1}{2}$ LG. PPH.			
32	90041-24		5	SCREW, 6-32 UNC X $\frac{3}{8}$ LG. PPH.			
33	90043-13		2	SCREW, 4-40 X $\frac{3}{8}$ LG. PPH.			
34							
35	90043-37		2	SCREW, 8-32 UNC X $\frac{3}{8}$ PPH.			
36	90043-39		1	SCREW, 8-32 X 1 LG. PPH.			
37	90043-47		16	SCREW, 10-32 X $\frac{1}{2}$ PPH.			
38	91202		17	NUT KEP 6-32			
39	90767		1	NUT KEP 4 40			
40	91493		4	NUT KEP 8-32			
41	91301		10	NUT KEP 10-32			
42	90125		4	WASHER FLAT NO. 10			
43	91652		2	WASHER, EXTRUDED FIBRE NO. 8	SPAC NAUR W-76F		
44	90124		14	WASHER FLAT NO. 10			

CONSOLIDATED COMPUTER INCORPORATED				ASSEMBLY PARTS LIST		QTY RUN	
COMPILED BY: R Boyd	DATE 3 JAN 73	APPROVED BY	TITLE: ASSEMBLY SERIES L - PHASE I, POWER SUPPLY (220/240 VAC)				
USED ON ASSEMBLY SLD 11807A		DRAWING REV 1	FOR DWG. SEE SHT 1 OF 6 & 2 OF 6				
ASSEMBLY NO SLD 11805A		SHT 5 OF 6	CONTROL				
ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS	QTY. REQ.	AVAIL
45	91443		4	WASHER, STAR NO 10	EXTERNAL TOOTH		
46	91510		3	WASHER, STAR NO 8	EXTERNAL TOOTH		
47	91400		3	TERMINAL RING 1/4 DIA.			
48	91112		13	TERMINAL RING NO. 10			
49	91111		2	TERMINAL RING NO. 6			
50	90952		3	TERMINAL RING NO. 8			
51	91114			TERMINAL RING NO. 10			
52	91750		15	RESISTOR 250 SERIES			
53	91310		4	RESISTOR 110 SERIES			
54	90191		15	CABLE TIES			
55	90433-20		1	RESISTOR 100W 5 WATT			
56	90483-31		1	RESISTOR 100W 5 WATT			
57	91588		5 FT	CABLE 3W 18 AWG.			
58	93214		1	CONNECTOR 2 SCREW 3/8 (THOMAS BETTS #3302)	9/w HARDWARE		
59	B 11483M		1	HEAT SINK			
60	92216		1	PLUG RUBBER CAP (HUBBELL #5666)	220/240 VAC		
61	90600-2			WIRE, 10 AWG. RED			
62	90603-2			WIRE, 16 AWG. RED			
63	90603-0			WIRE, 16 AWG. BLK.			
64	90603-6			WIRE, 16 AWG. BLU.			
65	90603-5			WIRE, 16 AWG. GRN.			
66	90603-7			WIRE, 16 AWG. VIO.			
67	90603-9			WIRE, 16 AWG. WLT.			

ASSEMBLY PARTS LIST

**CONSOLIDATED COMPUTER
INCORPORATED**

QTY RUN

COMPILED BY: R Boyd	DATE 5 JAN 73	APPROVED BY
------------------------	------------------	-------------

APPROVED BY

DRAWING REV

USED ON ASSEMBLY

TITLE:

ASSEMBLY

SERIES L-PHASE I, POWER SUPPLY
(220/240 VAC)

SHT 6 OF 6

ASSEMBLY NO
SLD11805A

FOR DWG. SEE SUT. 10F6 & 20F6

DATE ISSUED

CONTROL

QTY. REQ.	AVAIL.
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

REMARKS

DESCRIPTION

68	90604-0
----	---------

WIRE, 18 AWG. BLK

WIRE,	18 AWG.	WHT.

WIRE, 20 AWG. RED

WIRE. 20 AWG. BLK

TERMINAL BLOCK (KULKA)

M3600A-3 - XP

MARKER STRIP


REF. SLD11805A

SCHEMATIC

REF. SLD11805W

WIRING

RACK A



THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SLD118064 46LD11807A		R. Boyd drawn		110 design		3 JAN 73 date		unless specified 00 = $\pm .01$ fraction $\frac{1}{64}$ 000 = $\pm .005$ angles $\pm 0.30^\circ$		 OTTAWA material finish		BACK PLANE WIRING SERIES L-PHASE I LOGIC RACK		title sheet 2 of 2		SLD118064W 1	
PRE PRODUCTION RELEASE		3 JAN 73		RB		by		checked		approved							

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
									A	B	A	B	A	B								A	B		
								39													22				
								42			15		31						28		9		20		
								40			16		28						22		9		23		
											10		32								11				
								36					34												
															4					17					17
															6					25					22
															8					30					22
															10					33					23
															12					29					24
															14					34					25
															16					20					26
															18					27					27
															20					38					28
															22					41					29
															24					27					30
															26					32					31
															34					32					32
																						24			33
																				19					34
																				39					35
																					38				36
																					40				37

SLD11806A & SLD11807A	used on	3 JAN 73	date	unless specified	00 = $\pm .01$ fraction $\pm 1/64$ $.000 = \pm .005$ angles $\pm 0.30^\circ$
P B Boys draw.		design ENG. 140		checked 	

SLB11806W	1
-----------	---


100

fraction = $\pm 1/64$
angles = $\pm 0.30^\circ$

1	PRE PRODUCTION RELEASE	3 JAN 73	RB	chk	approved
---	------------------------	----------	----	-----	----------

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

RACK A



THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SLD11806A & SLD11807A
 used on
 scale 3 JAN 73
 unless specified
 00 = ± .01
 000 = ± .005
 0000 = ± .0005

CONSOLIDATED COMPUTER LIMITED
 OTTAWA
 INC.

BACK PLANE WIRING
 SERIES L-PLAASE I
 LOGIC RACK

PRE PRODUCTION RELEASE
 5 JAN 73
 RB
 1

4

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
										A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
															35							25	12				
																						37	39				
																						37	39				
																						21	21				
																						20	20				
																						19	19				
																						19	19				
																						12	12				
																						9	9				
																						7	7				
																						6	6				
																						6	6				
																						2	2				
																						2	2				
																						28	28				

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.


[illegible]

SLD11806A 4 SLD11807A used on		3 JAN 73	unless specified $00 = \pm .01$ fraction $\pm 1/64$ $.000 = \pm .005$ angles $\pm 0.30'$
		scale	


CHRYSLER FINANCIAL INC.
OTTAWA

BACK PLANE WIRING	SLB11 B06W
SERIES L- PHASE I	
LOGIC RACK	


RACK A



THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

SLD11806A & SLD11807A		R. Boyd drawn		title	
3 JAN 73		design ENG		SLB11806W	
scale		check		no.	
unless specified 00 = $\pm .01$ fraction $\pm 1/64$ 000 = $\pm .005$ angles ± 0.30		material		finish	
PRE PRODUCTION RELEASE		3 JAN 73 DB		I	
date		by		rev	
description		chk		rev	
		apprv		rev	

BACK PLANE WIRING
SERIES L- PHASE I
LOGIC RACK




RACK A

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SLD11806A & SLD11807A used on		R. Boyd drawn		CONSOLIDATED COMPUTER LIMITED INC. OTTAWA		BACK PLANE WIRING SERIES L- PHASE I LOGIC RACK	
scale		date		design		title	
3 JAN 73		10		CHK		sheet 10 of 28 no.	
unless specified 00 = $\pm .01$ fraction $\frac{1}{64}$ 000 = $\pm .005$ angles $\pm 0.30^\circ$		light		material		finish	
PRE PRODUCTION RELEASE		3 JAN 73		RB		SLB11806W	
description		date		by		1 rev	


4 3 2 1

RACK A



THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SLD11806A & SLD11807A		R. Boyd design		SLD11806W	
used on		3 JAN 75		SLD11806W	
scale		date		SLD11806W	
unless specified 00 = ± 0.01 000 = ± 0.005		fraction $\pm 1/64$ angles $\pm 0.30^\circ$		SLD11806W	
PRE PRODUCTION RELEASE		3 JAN 75		SLD11806W	
DATE		TIME		SLD11806W	
BY		BY		SLD11806W	
CHECKED		CHECKED		SLD11806W	
APPROVED		APPROVED		SLD11806W	
TITLE		TITLE		SLD11806W	
BACK PLANE WIRING		BACK PLANE WIRING		SLD11806W	
SERIES L-PHASE I		SERIES L-PHASE I		SLD11806W	
LOGIC RACK		LOGIC RACK		SLD11806W	



THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.


used on	SLD11806A & SLD11807A	R. Boyd drawn	 R. BOYD ENGINEERING, INC.
scale	3 JAN 73 date	design ENG. MDO	

BACK PLANE WIRING
SERIES L - PHASE I
LOGIC RACK


1	1	PRE PRODUCTION RELEASE	3 JAN 68	RB	00 = +.01 fraction fraction = 1/64	0000 = +.0005 mag. 5 = 10 30	material	SLBIIE06W	sheet 13 of 29, no.
---	---	------------------------	----------	----	--	---------------------------------	----------	-----------	---------------------

PRE PRODUCTION RELEASE

RACK A




CONNECTOR



ACC BUS

RACK B



DMA BUS

SHEETS 1 TO 13 'B SIZE'

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

5LD1806A & 5LD1107A		2. BOYD		CONSOLIDATED COMPUTER INC. OTTAWA		BACK PLATE VARIOUS SERIES L-PHASE I L.P.H.C. RACK	
DATE: 2 JAN 73		DESIGN: 730		CHECK: [Signature]		BILL: 14 25 26	
TOLERANCES: .005		FRACTIONS: 1/64		ANGLES: 30 30		SHEET: 1	
PRE PRODUCTION RELEASE		2 JAN 73		DATE: [Signature]		SHEET: 1	

CONSOLIDATED COMPUTER INC. OTTAWA

BACK PLATE VARIOUS SERIES L-PHASE I L.P.H.C. RACK

5LD1806W

•

22	A B	
----	-----	--

[illegible]

RACK B

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

[illegible]

PRE PRODUCTION RELEASE

2 JAN 73	RB	A
----------	----	---

ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED

4 3 2 1

RACK A

14

15

16

17

18

19
20

CONNECTOR

40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3

40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3

ACC BUS

DMA BUS

RACK B

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

SLD11806A & SLD11807A	R. Boyd
DATE	2 JAN 73
UNLESS SPECIFIED	
000 ± .005 angles ± 0.30°	


PRE PRODUCTION RELEASE	DATE	BY	CHK
	2 JAN 73	RS	

CONSOLIDATED
COMPUTER INC.
OTTAWA


BACK PLANE VARIING
SERIES L-PHASE I
LOGIC RACK

16	23	NO	1
16	23	NO	1

RACK A



CONNECTOR



ACC BUS


RACK B

DMA BUS


THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SLD11806A & SLD11807A R. Boyd
2 JAN. 73
PRE PRODUCTION RELEASE 2 JAN 73 DB
CONSOLIDATED COMPUTER INC. OTTAWA
BACK PLANE WIRING SERIES L- PHASE I LOGIC KARY
17 20 1 SLD11806W


RACK A



CONNECTOR



14 AWG. DED
-5V



ACC BUS

DMA BUS

RACK B

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.


**CONSOLIDATED
COMPUTER INC.**
OTTAWA

BACK PLANE WIRING
SERIES L- PLUASE I
LOGIC RACK

SLD11806-01	Rev	2	2
used on	design	check	date
2 JAN 73	2	2	2
scale	unless specified	00 = 1/64	000 = 1/32
	fraction	1/64	1/32
	angle	1/64	1/32


PRE PRODUCTION RELEASE	2 JAN 73	2	2
date	date	date	date
1	2	3	4
1	2	3	4

RAK A



12 AWG BLK
GND

CONNECTOR



ACC BUS

DMA BUS


RAK B

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.


SLC11806A & SLD11807A		R Bond		CONSOLIDATED COMPUTER INC. OTTAWA		BACK PLANE WIRING	
2 JAN 73		21 28		SERIES 1- PHASE I		LOGIC BUS	
PRE PRODUCTION RELEASE		2 JAN 73		21 28		SLC11806W	

PRE PRODUCTION RELEASE		2 JAN 73		21 28		SLC11806W	
1		2		3		4	

RACK A



CONNECTOR



ACC BUS

DMA BUS

RACK B

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----

**CONSOLIDATED
COMPUTER INC.**
OTTAWA

SLD11806A & SLD11807A R. BOYD
3 JAN 73
3 JAN 73


PRE PRODUCTION RELEASE
3 JAN 73

BACK PLANE VIRIUG
SERIES L- PHASE I
LOGIC RAIL


22 28
SLC11806W



RACK A



CONNECTOR



ACC BUS

DMA BUS

RACK B

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

**CONSOLIDATED
COMPUTER INC.**
OTTAWA

BACK PLANE WIRING
SERIES L- PHASE I
LOGIC RACK

SLD11806A & SLD11807A	R BOND	DATE	3 JAN 73	UNLESS SPECIFIED 1/50 ± 0.01 fraction 1/16 ± 0.005 ± 0.005
SCALE	PRO	DATE	3 JAN 73	UNLESS SPECIFIED 1/50 ± 0.01 fraction 1/16 ± 0.005 ± 0.005

PRE PRODUCTION RELEASE

3 JAN 73 DB

DATE

BY

DATE

DATE

DATE

DATE

DATE

DATE

DATE

DATE


DATE

2


3

4

↓
RACK A



CONNECTOR




ACC BUS

DMA BUS

CONSOLIDATED COMPUTER INC. OTTAWA		BACK PLANE VARIOUS SERIES L- PHASE I LOGIC BACK	
SLO 118064 & SLD 118070 R. BOYD		DATE 3 JAN 73	
PRE PRODUCTION RELEASE		QUANTITY 1	
1		27 28	
1		SLO 118064W	

NOT REPRODUCED IN WHOLE OR IN PART WITHOUT WRITTEN PERMISSION.

RACK A




CONNECTOR

1 2 3 4 5

ACC BUS

RACK B



DMA BUS

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

SUB11866A & SUB11877A used or for	2. Bond from	CONSOLIDATED COMPUTER INC. OTTAWA	BACK PLANE WIRING SERIES L-PHASE I LOGIC PACK
3 JAN 73 1973	1973		

BACK PLANE WIRING
SERIES L-PHASE I
LOGIC BACK


[illegible]

REF PRODUCTION RELEASE

2 JAN 73 PB

4

4 - 3 - 2 - 1





THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

used on SLC11819 A		drawn GH	title	
scale	date 16 JAN 73	design ENG	sheet 1 of 1	
unless specified		checked	no. SLB 11819 S	
OO = +.01 fraction $\pm 1/64$		final appr	rev	
.000 = $\pm .005$ angles $\pm 0.30^\circ$				

**CONSOLIDATED
COMPUTER INC.**
OTTAWA

**SCHEMATIC
SERIES L-PHASE 1
INTERCONNECT 4**

1	rev	eco	description	date	by	chk	approved
			PRE-PROD RELEASE	17 JAN 73	GH		



FOR PARTS LIST SEE SH 2

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

**CONSOLIDATED
COMPUTER INC.**
OTTAWA

PCB ASSEMBLY
SERIES L - PHASE I
INTERCONNECT-4

used on	SLD/806A	drawn	GH
scale	2/1	design	AW
date	15 JAN 73	checked	AW
unless specified		final approval	
00 = 1/64	fraction	000 = 1/1000	angles ± 0.30°

REV	1	DATE	16 JAN 73	BY	GH
PRE-PROD. RELEASE					

material	finish
----------	--------

sheet 1 of 2	of 2
--------------	------

sheet 1 of 2	of 2
--------------	------

ASSEMBLY PARTS LIST

**CONSOLIDATED COMPUTER
INCORPORATED**

QTY RUN

COMPILED BY:	DATE	APPROVED BY
--------------	------	-------------

APPROVED BY

USED ON ASSEMBLY	DRAWING REV
------------------	-------------

DRAWING REV

ASSEMBLY NO.	QTY
2	2

2

TITLE: PCB ASSEMBLY
SERIES L-PHASE I
INTERCONNECT 4

FOR ASSY SEE SH 1

CONTR


ITEM	PART NO.	RV	QTY	DESCRIPTION	REMARKS	QTY. REQ.	AV.
------	----------	----	-----	-------------	---------	-----------	-----

1	SLDIIA10P	PCB	BIANK
---	-----------	-----	-------

2	92811	4	CONNECTOR (E1C2)	1007-030-881-003
		4		



REF	81C11810M/2		BOCCE CUTLINE

DEF	SYSTEMATIC	
SIMBIO		



THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

CONSOLIDATED COMPUTER INC. OTTAWA		SCHEMATIC SERIES L / PHASE I INTERCONNECT 5	
used on SLC11820 A	date 16 JAN 73	drawn GH	title J5
scale 00 = $\pm .01$.000 = $\pm .005$	unless specified fraction $\pm 1/64$ angles $\pm 30^\circ$	design ENG	sheet 1 of 1
PRE PROD RELEASE	date 17 JAN 73	checked GH	no. SLB 11820 S
rev 1	description PRE PROD RELEASE	by GH	finish material



FOR PARTS LIST SEE SH 2

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LIMITED AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS, WITHOUT WRITTEN PERMISSION.

used on		SLC11806A		drawn		GH		PCB ASSEMBLY	
scale		2/1		date		15 JAN 73		SERIES L - PHASE 1	
unless specified		OO = ±.01		fraction		1/64		INTERCONNECT 5	
.000 = ±.005		angles		±0.30°				sheet 1 of 2	
final approval		checked		initials		material		no. SLC 11820 A	
finish								1	

**CONSOLIDATED
COMPUTER INC.**
OTTAWA

PRE PROD RELEASE

16 JAN 73 GH

date

by

chk

approved

1

size

1

no.

1

no.

1

no.

1

no.

1

no.

1

no.

1

no.

1

no.

1

no.

1

no.

1

ASSEMBLY PARTS LIST

**CONSOLIDATED COMPUTER
INCORPORATED**

QTY	RUN
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

COMPILED BY:	DATE	APPROVED BY
--------------------	------	-------------

APPROVED BY

USED ON ASSEMBLY	DRAWING REV
------------------	-------------

DRAWING REV

ASSEMBLY NO SLC11320 A	SHT 2 OF 2
---------------------------	------------

SHT 2 OF 2

TITLE: PCB ASSEMBLY
SERIES L - PHASE I
INTERCONNECT 5

FOR ASSY SEE SHI

DESCRIPTION

REMARKS

QTY.	REQ.	AVAIL.
1	1	1
2	2	2
3	3	3
4	4	4
5	5	5
6	6	6
7	7	7
8	8	8
9	9	9
10	10	10
11	11	11
12	12	12
13	13	13
14	14	14
15	15	15
16	16	16
17	17	17
18	18	18
19	19	19
20	20	20
21	21	21
22	22	22
23	23	23
24	24	24
25	25	25
26	26	26
27	27	27
28	28	28
29	29	29
30	30	30
31	31	31
32	32	32
33	33	33
34	34	34
35	35	35
36	36	36
37	37	37
38	38	38
39	39	39
40	40	40
41	41	41
42	42	42
43	43	43
44	44	44
45	45	45
46	46	46
47	47	47
48	48	48
49	49	49
50	50	50
51	51	51
52	52	52
53	53	53
54	54	54
55	55	55
56	56	56
57	57	57
58	58	58
59	59	59
60	60	60
61	61	61
62	62	62
63	63	63
64	64	64
65	65	65
66	66	66
67	67	67
68	68	68
69	69	69
70	70	70
71	71	71
72	72	72
73	73	73
74	74	74
75	75	75
76	76	76
77	77	77
78	78	78
79	79	79
80	80	80
81	81	81
82	82	82
83	83	83
84	84	84
85	85	85
86	86	86
87	87	87
88	88	88
89	89	89
90	90	90
91	91	91
92	92	92
93	93	93
94	94	94
95	95	95
96	96	96
97	97	97
98	98	98
99	99	99
100	100	100

CONTROL

DATE ISSUED

PCB BLANK

CONNECTOR (ELCO)

BOARD OUTLINE

SCHEMATIC

GENERAL

The Line Printer Interface is a Key-Edit Series 100 optional feature that permits a line printer to be used with the system in an off-line mode, or for dumping data.

The interface will operate with both 80 and 132 column line printers using any six, seven, or eight bit code set. Specifically, the printers are:

Centronics, Model 101-132 column 60/150 lines per minute

Data Products, Models 2310 and 2410-80 and 132 column 300 lines per minute

The interface consists of one pcb (11214) and a cable (11252) of 50 ft maximum length. Operating power is supplied by the 5 vdc logic rack supply.

A loop on the pcb indicates to the CPU that a printer interface pcb is installed in the logic rack.

IOT INSTRUCTIONS

6774 Skip On Serial Printer Interrupt.

If the serial printer is causing an interrupt to the CPU the program counter is incremented by one so that the next sequential instruction is skipped.

6761 Read Serial Printer Status.

The accumulator is cleared and the serial printer status word is read. The following bits are a binary one when the stated condition is true:

AC 00	Demand
AC 01	On Line
AC 02	Illegal Command
AC 03 } AC 04 }	Centronics Serial Printer Installed

AC 00 Demand is a signal from the serial printer indicating that it is ready to accept data. It goes false when a character is received, and goes true again when it is ready to accept another character. Demand will always be false if the printer is not on-line.

AC 01 On Line is a signal from the serial printer indicating that it is ready to print, i.e., the motor is up to speed, paper is not out, and the printer has been selected (switched on-line).

NOTE: the signal has been inverted so that On Line appears in the status word.

AC 02 Illegal Command is a signal that is true if the Illegal command flip-flop is set. This will occur if IOT 6751, Load Serial Printer Data, is issued when Demand is false, i.e.:

$$\text{Illegal Command} = \text{IOT 6751} \cdot (\overline{\text{Demand}})$$

No data is sent in this condition.

It is possible that the bad status causing the Illegal command flip-flop to be set could clear itself in the time between the issuing of IOT 6751 and the checking of the status word. The Illegal command flip-flop is cleared by IOT 6764, General Serial Printer Reset, or by B Run when the CPU is stopped.

AC 03, AC 04 Centronics Serial Printer Installed are bits which indicate that a Centronics serial printer interface pcb is installed and a cable is attached.

6771 Load Serial Printer Interrupt Mask.

This command loads the interrupt mask flip-flops and clears the accumulator. If the mask bit is a binary one an interrupt will be generated when the named condition is true. The flip-flops are cleared by IOT 6764, General Serial Printer Reset, or by B Run when the CPU is stopped. The interrupt mask bits are defined as follows:

AC 00 enable Demand interrupt
 AC 01 enable On Line interrupt
 AC 02 enable Illegal Command interrupt
 AC 03 enable Printer Installed interrupt

NOTE: If mask bit AC 01 is a binary one an interrupt will be generated when the printer is off-line, i.e., On Line is true.

6764 General Serial Printer Reset.

This command will clear all interrupt mask flip-flops (thus all interrupts are cleared), data registers, and the illegal command flip-flop.

6751 Load Serial Printer Data.

This command loads the serial printer Data Register from AC 05 through AC 11, sends a data strobe to the printer, and clears the accumulator.

AC 05	ID7	}	Seven-bit Centronics Serial Printer Code (See Table)
AC 06	ID6		
AC 07	ID5		
AC 08	ID4		
AC 09	ID3	}	ID7 most significant
AC 10	ID2		ID1 least significant
AC 11	ID1		

BEL	007	@	100
LF	012	A	101
VT	013	B	102
FF	014	C	103
CR	015	D	104
SO	016	E	105
Space	040	F	106
:	041	G	107
"	042	H	110
#	043	I	111
\$	044	J	112
%	045	K	113
&	046	L	114
'	047	M	115
(	050	N	116
)	051	O	117
*	052	P	120
+	053	Q	121
,	054	R	122
-	055	S	123
.	056	T	124
/	057	U	125
0	060	V	126
1	061	W	127
2	062	X	130
3	063	Y	131
4	064	Z	132
5	065	[	133
6	066	\	134
7	067	]	135
8	070	^	136
9	071	DEL	177
:	072		
;	073		
<	074		
=	075		
>	076		
?	077		

NOTE: The codes are represented in terms of octal numbers and are a modified form of ASCII.

CONTROLLER DETAILS

The controller logic strobes code data from the CPU buffered accumulator to the line printer input buffer in parallel, one character at a time.

The interface contains five basic sections:

IOT Decoder	Interrupt Enable Register	Data Register
Status Outputs	Illegal Flop	

The illustrations contained at the end of this options section provide the Interface Flow Diagram, Write Sequence Diagram, Relative Timing, and the Logic Diagram.

IOT Decoder

The IOT Decoder decodes both positive and negative pulses from the CPU to produce IOT instructions 6751 to 6774.

Three IOP levels and several BMB outputs are generated by the CPU during the extended fetch cycle. The BMBs are applied to connector pin group B31 to B29 (left side) and decoded by NAND gates D5-6, D5-8, C5-6, and C5-8. IOPs 1, 2, and 4 are applied to connector pins B36, B37, and B38 respectively, and are gated through NAND gate group B3-8 to B5-11 with the BMB levels. The gate outputs are inverted or applied directly to connector pin group A34 to B35 as IOTs 6774 to 6751.

IOT First and Second Digits — All IOT commands are prefixed with the numeral 6, therefore the remaining three digits must be decoded. When BMBs 03, 04, and 05 are simultaneously high NAND gate D5-6 is enabled. Its low output is inverted and applied as a high level, Decode 7, to C5-8 pin 9, C5-6 pin 5, and D5-8 pin 9. Thus the first two digits of the IOT are now 67.

IOT Third Digit — The Decode 7 level, BMB 07 (0), BMB 08 (1), and BMB 06 (1) on pin 10 cause NAND gate D5-8 output to go low. The inverted output at D4-8 decodes the numeral 75. Similarly NAND gates C5-6 and C5-8 are enabled to decode numerals 76 and 77 respectively. Thus the IOT are now decoded to 675, 676, or 677.

IOT Fourth Digit — D4-8 output provides one input to the two-input NAND gates B5-11, B5-8, and B5-3. The other gate inputs are derived from IOP 1, IOP 2, and IOP 4 respectively. Thus the decoded output of B5-11 is 6751, B5-8 is 6752, and B5-3 is 6754. The other six IOTs are similarly decoded.

All the IOTs appear as a logical 1 state at the outputs of inverters A5 to C4.

IOTs 6751, 6761, and 6771 are inverted and applied to connector pin B10 as a CLR ACC signal.

Interrupt Enable Register

This register comprises four D-flops (F5 and E5). Four conditions of the line printer are monitored by this register:

Demand	(BAC 00)
On Line	(BAC 01)
Illegal Command	(BAC 02)
Printer Installed	(BAC 03)

Interrupt Enable Bits.

If the Demand enable bit is present at connector pin B18, IOT 6771 will set the register flop F5-5. Consequently NAND gate G4-3 is enabled when Demand is true, causing H4-6 to go true. The high level output is inverted at E4-13 to produce an Interrupt level at connector pin B15. It is also gated through open collector DTL NAND gate G5-3 with IOT 6774, to create a Skip level at connector pin B16. The other three interrupt enable bits are strobed and gated similarly. The Interrupt Enable Register and the Illegal Flop are reset by B Run (0), or IOT 6764, via B3-11 and power inverter D3-6.

Interrupt Levels.

The Demand interrupt indicates that the printer is ready to accept another character. It goes low when data is received, and goes high when ready to accept more data.

The On Line interrupt indicates that the line printer is not ready to print, i.e., the motor is not up to speed, or there is not sufficient paper loaded.

An Illegal Command interrupt is generated if IOT 6751 is issued when either the On Line signal is high or the Demand signal is not high.

Status Outputs

Four status bits are provided as inputs to the CPU accumulator input buffer. All of the signals are unbuffered with the exception of AC 02, Illegal Command, as explained previously. They are:

AC 00	Demand
AC 01	<u>On Line</u>
AC 02	Illegal Command
AC 03	Printer Installed

The status outputs originate from five open-collector DTL NAND gates formed by G5 and H5.

B Run (0) or IOT 6764 acts as a general reset and clear for the Illegal Flop and Data and Interrupt Enable Registers.

Installed Loop.

A status bit, AC 03, appears at connector pin B8 and provides an indication on the PDP-8 console when a Line Printer Interface pcb is properly installed and the cable connected. When these four interrupt enable levels are present in their high state the four D-flops are set high at F5-5, F5-9, E5-5, and E5-9. These levels are connected to the four G4 NAND gates to provide an Interrupt level at connector pin B15.

Illegal Flop.

The On Line signal is a combination of Select and Paper Empty from the printer. Select is a push button on the printer which is depressed to place the printer on-line; Paper Empty goes true when the sensor detects that paper has run out. Thus On-Line = PE·SLCT

Select is received via connector pin V (top centre) by the Schmitt trigger receiver. R2 and C6 are line terminators. CR1 provides a higher threshold voltage at the input and R15 varies the output hysteresis. This output is applied to the input of NAND gate E2-11. Paper Empty, which is normally false, is received at connector pin X in the same manner as SLCT, inverted by E2-8, and fed to the other input of E2-11.

The DEMAND signal consists primarily of On Line and ACKNOWLEDGE, which is a 4 ms pulse showing that the printer has received data and is ready for more. The trailing edge of the pulse will set flop F4-9, thus conditioning gate E2-3 pin 1. The On Line signal from E2-11 is inverted by E2-6 and enables E2-3 at pin 2. Thus $\overline{\text{DEMAND}} = \text{On Line} \cdot \text{ACKN}$

When jumper W2 is wired to C (bottom right) the output of E2-11 is inverted by H2-4 to condition H1-6. The output of E2-3 is applied through jumper W1 to enable H1-6, whose output will be low when the printer is ready to accept a character in its buffer. This output is connected to NAND gate H1-8 pin 9; IOT 6751 is connected to pin 10. Therefore if either the Demand or On-Line signal is not present when IOT 6751 strobes the gate, H1-8 is enabled low. This level appears at IOR gate H1-11. Pin 12 will go low only in the case of a detected parity error (which is an unused feature on this pcb). Therefore the Illegal Flop is set at F4-5, and in turn enables NAND gate G4-6, ultimately producing an interrupt to the CPU. Both the Demand and On-Line must be present before a character can be strobed into the printer.

Where a Data Products printer is installed the signals On Line and Demand are used; the jumpers W1 and W2 are wired accordingly. The signals are inverted by Q1 and Q2 and applied to H1-6, which functions as previously described.

Data-Register

The Data Register comprises two quad-latch D-flops E3 and G3 (upper right). Input data from BAC 04 to BAC 11 is strobed into the register on the leading edge of IOT 6751. IOT 6751 is also delayed 60 ns by cascaded DTL inverters D1-2 and D1-4 before being gated, with the On-Line signal, through H4-8. The Data Strobe is generated on the trailing edge of IOT 6751 to ensure that the data is present at the printer before it is strobed into the line printer buffer. The strobe is generated when pin 12 of the one-shot, D2, goes high after its low excursion, resulting in a 1 μ s pulse.

CHECKOUT PROCEDURE

Maintenance of the line printers should be conducted according to the instructions in the relevant manual.

The interface can be checked by the program listed overleaf; refer to Figure 02-3.

11018 - CABLE, DATA PRODUCTS LINE PRINTER			11252-CABLE, CENTRONICS LINE PRINTER		
FROM	TO	FUNCTION	FROM	TO	FUNCTION
11214			11214-S	CONN J1- 1	Data Strobe
(or 10495) -A	CONN J1-E	Demand	W	10	ACKN
B	y	On Line	X	12	Paper Empty
S	j	Data Strobe	V	13	SLCT
T	u	Clear 6752	K	2	Data 1 (ID1)
U	t	Latch 6754	J	3	Data 2
L	p	Paper Instruction	H	4	Data 3
K	B	ID1	F	5	Data 4
J	F	ID2	E	6	Data 5
H	L	ID3	D	7	Data 6
F	R	ID4	C	8	Data 7
E	V	ID5	L	9	Data 8
D	Z	ID6	P	11214-Y	Printer Instal-
C	n	ID7	N	-Y	led Loop
N	10495-P	Printer Installed Loop			

INSTALLATION PROCEDURE


1. Plug the interface pcb into logic rack location A16.
2. Connect the interface cable from the pcb, through the bottom of the cabinet, to the line printer.
3. Plug the printer power cord into a 117 vac (or 220/240 vac) outlet.
4. Power up the printer
5. Run the test program

NOTE: When the printer is in operation do not de-select until printing is complete and print head has returned to its normal rest position.

Should de-selection take place while a 132 character line is being completed. the printer may continue to print out the last character. Should this occur, turn the printer ac switch off, and on again.

CHECKOUT PROGRAM LISTING DATA PRODUCTS AND CENTRONICS PRINTERS

1000	6764	START,	RESET ALL	
1001	7330		SET AC0	
1002	6771		ENABLE INTERRUPT	
1003	7300			
1004	1050		TAD MAX	
1005	3051		DCA COUNT	
1006	4300		JMS DATA	/GET A CHARACTER
1007	4240		JMS PRINT	/STROBE TO PRINTER
1010	2051		ISZ COUNT	/NEXT COLUMN
1011	5206			
1012	1052		TAD LINE FEED	/80 COL. DONE,DO LINE FEED
1013	4240		JMS PRINT	/STROBE TO PRINTER
1014	5200			
0050	7660	MAX (80) (Insert 7574 for 132 column)		
0051	0000	COUNT		
0052	0012	LINE FEED (Insert 0015 for Centronics - Carriage Return)		
/PRINT ROUTINE				
1040	0000		OUTPUT DATA	
1041	6751		FLAG SET?	
1042	6774		NO, JMP.-1	
1043	5242		YES	
1044	7300		CHECK STATUS	
1045	6761		AND MASK	
1046	0253		SKIP IF ANY ERRORS	
1047	7450		NO STATUS ERROR,EXIT	
1050	5640		STATUS ERROR,HLT	
1051	7402		JMP START	
1052	5200			
1053	1200	MASK		
/DATA ROUTINE				
1100	0000		INCREMENT CURRENT CHAR	
1101	2053			
1102	1053			
1103	1054			
1104	7630		IS IT > MAX CHAR ?	
1105	5310		YES,RESET CURRENT CHAR	
1106	1053		NO,GET IT	
1107	5700			
1110	1055		GET RESET VALUE	
1111	3053		SET CURRENT CHAR	
1112	5306			
0053	0040	CURRENT CHAR		
0054	7646	MAX CHAR		
0055	0040	RESET VALUE		



KEY EDIT
LINE PRINT
OP 230.2

CONSOLIDATED COMPUTER
SERVICES LIMITED
TORONTO-OTTAWA


DATE 10/1/74
BY 10/1/74
REVISION 1/74
PAGE 1 OF 1

DATA PRODUCTS
CENTRIFUGES
INSTALLED
REF CABLE TWO BIPOLAR
VCC GND

INTERRUPT ENABLE REGISTER
BAC 00 (10391-3, B4)
ON LINE
BAC 01 (10391-3, B5)
ILLEGAL
COMMAND
BAC 02 (10391-3, B10)
PRINTER
INSTALLED
BAC 03 (10391-3, B10)
CENTRIFUGES
INSTALLED

Y	7400	7404	7420	858
C				
F	74C4	7404	7479	7479
C	3001	7400	4015	858
D	815	960235	7440	7404
C				
B				
A				

DATA PRODUCTS MODEL 2410




PACK LOCATION 26



**CONSOLIDATED COMPUTER
SERVICES LIMITED**
TORONTO-OTTAWA


KEY EDIT SEARCH
LINE PRINTER

D1C4




80 COLUMNS
FIGURE 02-1

LINE PRINTER
WRITE SEQUENCE
DIAGRAMS



PRINTER WRITE SEQUENCE
132 COLUMNS
FIGURE 02-2



LINE PRINTER TEST ROUTINE
FIGURE 02-3

THIS DRAWING IS THE PROPERTY OF CONSOLIDATED COMPUTER LTD. AND SHALL NOT BE REPRODUCED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF EQUIPMENT WITHOUT WRITTEN PERMISSION.

CONSOLIDATED COMPUTER LTD. OTTAWA		DATE	BY	APP'D
REV.	DATE	BY	APP'D	REVISION
00	1/64			
000	1/64			

APPENDIX D

PARALLEL INTERFACE SPECIFICATIONS

SYSTEM DESIGN SPECIFICATIONS

1.0 SCOPE

This specification covers interconnection requirements between Centronics Model 101 Line Printer and various processors.

2.0 SIGNAL LINE DESCRIPTION

Signals to Line Printer

<u>Name</u>	<u>Description</u>
DATA 1	Printer information levels, when positive represent binary ones, which form a character being transmitted to the Line Printer Information register, provided DATA 6 or DATA 7 is positive. If DATA 6 and DATA 7 are at ground level, then the code being transmitted, represents a functional operation to the Printer. DATA N must be stable, 0.5 μ sec, prior to the leading edge of <u>DSTB</u> and must remain stable, 0.5 μ sec, after the lagging edge of <u>DSTB</u> . DATA 8 is terminated in the Model 101, but is used as a control bit in the Model 101A.
DATA 2	
DATA 3	
DATA 4	
DATA 5	
DATA 6	
DATA 7	
DATA 8	

The first character transferred from the processor to the printer, will be the "most significant digit" (MSD) and shall be printed in the left-most column. Printer utilizes USASCII Transmission Code.

<u>Name</u>	<u>Description</u>
<u>DSTB</u>	DATA STROBE, a 0.5 μ sec pulse (min) used to clock the data from the processor to the printer logic.

Signals from Line Printer

<u>ACKNLG</u>	Acknowledge, a 4 μ sec pulse used to indicate the completion of the input of a character into memory or the end of a functional operation.
BUSY	BUSY, a level indicating to the processor that the printer is performing an operation.

PE	A level that is True when the printer is out of paper.
SLCT	A level that is True when the printer is selected.
SS	A level that is True when the Hardware Alarm is tripped.
OSCXT	A 100 KHz (nominal) internal clock.
<u>PRIME</u>	A False pulse causes the printer to be primed. (101A ONLY).
<u>FAULT</u>	A False level that indicates a Paper Empty, Hardware Alarm, Light Detection, or an unselected condition (101A ONLY).
LIGHT DETECTION	A True level that indicates the video lamp is inoperative (101A ONLY).

3.0 CABLE

The Centronics Model 101 Printer will be supplied with an Amphenol 57 series, 36 pin connector.

4.0 SIGNAL LINE CHARACTERISTICS

Definitions

Logical TRUE

A positive signal is defined as a Logical TRUE or a Logical one. A signal is positive if it is in the range of +2.4 volts to +5.0 volts.

A ground signal is defined as a Logical FALSE or a Logical zero. A signal is negative if it is in the range of +0.4 volt to 0.0 volt.

Level

A signal which is present for two or more clock times or whose pulse width is not critical is defined as a level, for example DATA N TRANSMISSION LINES.

Pulse

A signal whose width is critical is defined as a pulse and the width is specified, for example DATA STROBE PULSE. Pulse width is measured at the +2.4 volt for a true condition and +0.4 volt for a false condition.

Delay Time

Delay time is defined as the relationship between the specified signal at the receiving end of a cable and a reference signal in the receiving unit. It is measured at the +2.4 volt point for a Logical one and +0.4 volt for a false condition.

Switching Time

Switching time is defined as the rise or fall of a signal -- whichever is greater. It is specified between +0.4 volt and +2.4 volts. Unless specified otherwise in the following table, maximum switching time for signals is 0.2 μ sec for input or 0.2 μ sec for output.

Current Requirements

When a signal to the line printer is positive, the line printer input circuit requires no more than 0.320 ma at +2.4 volts. When a signal from the line printer is positive the driving circuit is capable of supplying a maximum current of 0.320 ma at +2.4 volts.

When a signal to the line printer is negative, the current required by the printer input circuits is 12 ma, current flow being positive to negative.

LINE TERMINATION

A line is terminated in the Line Printer by a 1000 Ohm resistor to +5.0 volt supply.

TIME RELATIONSHIP

The timing diagram enclosed shows the time relationship of the specified signals to and from the printer.

5.0 SIGNAL LINE CHARACTERISTICS TABLE

SIGNALS TO PRINTER				
Name	Printer Connector Pin No. Return No.	Min. Signal Width (μ sec)	Max. Switch Time (μ sec)	Max. Current From Processor At Positive Signal
DATA 1	Sig. 2 Ret. 20	1.5	0.2	0.320
DATA 2	Sig. 3 Ret. 21	1.5	0.2	0.320
DATA 3	Sig. 4 Ret. 22	1.5	0.2	0.320
DATA 4	Sig. 5 Ret. 23	1.5	0.2	0.320
DATA 5	Sig. 6 Ret. 24	1.5	0.2	0.320
DATA 6	Sig. 7 Ret. 25	1.5	0.2	0.320
DATA 7	Sig. 8 Ret. 26	1.5	0.2	0.320
DATA 8	Sig. 9 Ret. 27	1.5	0.2	0.320
DSTB	Sig. 1 Ret. 19	0.5	0.2	0.320
SIGNALS FROM PRINTER				
ACKNLG	Sig. 10 Ret. 28	4	0.2	0.320
BUSY	Sig. 11 Ret. 29	Depends on function being performed. (Ref. Figs. 1, 2, and 3.)	0.2	0.320

6.0 PRIMARY POWER

The printer shall be independently connected to the primary power source and shall contain conversion, regulation, and sequencing equipment required for correct performance.

7.0 GROUNDING

Equipment Ground

The green wire (building ground) of the power cable for the printer shall be securely fastened to the frame. The white wire (neutral A.C.) shall not be grounded to the frame.

D.C. Ground

The shield wire of the interconnecting line, twisted pair shall be grounded to the D.C. ground. This connection shall be made as close as practical to the signal source and load.




Figure D-1 LINE FEED




Figure D-2 VERTICAL TAB AND FORM FEED




Figure D-3 BELL COMMAND




Figure D-4 PARALLEL DATA INPUT TIMING




Figure D-5 PRINT TIMING




Figure D-6 RETURN TIMING




Figure D-7 CHARACTERS PER LINE versus LINES PER MINUTE

PARALLEL INPUT

		Pins	Ground
Data	1	2	20
	2	3	21
	3	4	22
	4	5	23
	5	6	24
	6	7	25
	7	8	26
	8	9	27
Strobe		1	19
Acknlg		10	28
Busy		11	29

VOLTAGE TEST

5 volt	18
Ground	16






Figure D-8 ELECTRICAL CONNECTOR

DP 24 1P



LOGIC DIAGRAM SHEET 5
(A3A20 & A3AP19-ALL MODELS)

data products			
TITLE AL-25/AL-51 RECEIVER & POSITIVE DRIVER & I/O HARNESS			
SIZE E	CODE IDENT NO. 19790	DESIGNED NO. 232454	REV C
SCALE NONE		SHEET 1 OF 1	

MODEL 2420 SH9 13 DEM(A) OR SH53-15
TION MODELS 2440/2470: SH54-31 DEM B

10349-1	REAL TIME CLOCK
10349-1	General
10349-1	IOT Instructions
10349-1	Controller Details
10349-3	Checkout Procedure
D10349L	Logic Diagram

GENERAL

The Real Time Clock is a Key-Edit optional feature that provides the system time information. It contains a 24-bit asynchronous binary counter which is incremented once a second: it has a maximum time of 2^{23} seconds, or nearly 200 days. The circuitry is contained on one pcb.

The time is read into the accumulator in two 12-bit words. The clock can be reset to zero at any time.

IOT INSTRUCTIONS

- 6141 Reset clock to zero
- 6142 Clear accumulator and read least significant byte.
 AC 11 is least significant byte.
- 6144 Clear accumulator and read most significant byte.
 AC 00 is most significant byte.

CONTROLLER DETAILS

Clock Generation and Counting

Refer to D10349L; the circuit consists of:

- 1. Clock Generation - D2, C2, B2, F2
- 2. IOT Decoding - I5, G2
- 3. Counter Register - B3, C3, D3, E3, F3, G3
- 4. Accumulator Gating - B5, C5, D5, E5, F5, G5

Two 6.3 vrms 50/60 hz signals 180° out of phase are applied to connector pins A39 and B36 from the line voltage monitor in the logic rack.

Zener diodes CR2 limit the input voltages to +3.9v and -0.6v to protect the logic components; the 470 ohm resistors, R2, limit the current.

The R-S flip-flop D2-8, D2-11 forms a wave-shaping circuit for the out of phase ac input; the circuit is highly immune to noise and line transients. Resistors R1 feed back the output of the flip-flop to the input gates — D2-3 and D2-6 — so that the circuit acts like a Schmitt Trigger. The silicon diodes, CR1, provide a hysteresis of approximately 0.6 volts.

The 4-bit universal counter, C2, can be wired by jumpers to divide either by 10 for 50 hz, or by 12 for 60 hz line frequency. For either frequency C2-9 will provide a 5 hz square wave signal. This output is divided by 5 at counter B2 to provide a 1 hz signal at B2-9 which is inverted and applied to R-S flip-flop F2-11, F2-9. F2-12 is normally high and permits the 1 hz signal to pass through to B3-14 of the Counter Register. The register is arranged in a binary counting sequence so that each circuit divides by 2^4 or 16_{10} . When the clock inputs to the circuits, pins 14, go low the output signals change state.

Data Transfer

The count, or time, stored in the register is gated into the accumulator in two words via the open collector NAND gates, B5 to G5. The least significant word, bits 2^0 to 2^{11} from circuits B3, C3, and D3, is gated by IOT 6142, IOP 2, at connector pin A5. The most significant word, bits 2^{12} to 2^{23} from circuits E3, F3, and G3, is gated by IOT 6414, IOP4, at connector pin A3.

IOR gate F2-6 output will go high during either IOT pulse and permit pin 11 of the F2-8, F2-11 flip-flop to go high if the clock line should change state. Since the register counters change state on the negative slope of the clock, at pins 14, they do not change state during the pulse.

The ACC Clear signal at connector pin B17 (top left) is held low during the IOT pulse time from F2-6 and inverter H2-4. This state causes the data to be jam-transferred into the accumulator.

IOT 6141 at connector pin A7 will reset the register B3 to G3, and the clock, B2 and C2.

CHECKOUT PROCEDURE

It is impractical to check all possible output times up to 200 days, so the following steps 1 to 7 will check the least significant bits and the generation circuitry and steps 8 to 14 will check the remaining possible times or codes. The latter check will require a temporary jumper on the logic rack back wiring.

1. Use the binary loader to load the checkout tape (CCL P/N 1080-914-15) into any field.
2. Ensure pcb 10349 is secure in slot A14.
3. Load address 4050 (of proper field) and start.
4. The accumulator should display the time, with the count increasing at one second intervals.
5. If the accumulator is not changing check all the inputs; connector pins B36, B39, etc.
6. If the accumulator is changing, halt the CPU, load address 4100, and start.
7. The accumulator should display changes at one second intervals.

If the CPU halts at location 4125 the clock is probably wired for 60 hz operation in a 50 hz system. If it halts at 4132 it is probably wired for 50 hz in a 60 hz system.

NOTE: The following tests will fail if the 8/I CPU cycle time is not between 1.60 and 1.62 μ s. The 8/E CPU is not affected; a change to the program caters to the timing difference.

8. Connect a temporary jumper between logic rack locations A14 pin B40 and B23 pin 26. This permits the clock to be advanced by IOT 6501.
9. Disconnect the line voltage monitor 117 vac line (by placing tape over the pcb connector pins A39 and B36).
10. Load address 4000 and start. The CPU should loop for about 3 minutes.
11. If the CPU halts at either 4012 or 4020 there is an error in the least significant word. Location 4040 contains the number that the time should have been.
12. If the CPU halts at 4032 there is an error in the most significant word (bit). Location 4040 contains the number that the time should have been.
13. If the CPU halts at 4035 the clock is functioning correctly.
14. Remove temporary jumper and restore 117 vac to line voltage monitor at end of test.


REAL TIME CLOCK CHECK OUT PROGRAM

```

/
*4000
4000 7000 START, NOP CCL STOCK NO 1080-914-15
4001 7201 CLA IAC
4002 3236 DCA TIME
4003 3237 DCA COUNT
4004 6141 6141 / RESET CLOCK
4005 6501 A, 6501 / ADVANCE CLOCK
4006 6142 6142 / READ LSW
4007 7041 CIA / NEGATE
4010 1236 TAD TIME / COMPARE TO TIME
4011 7440 SZA
4012 7402 HLT / ERROR LSW
4013 2236 ISZ TIME / OK
4014 5205 JMP A / ADVANCE
4015 6501 6501
4016 6142 6142
4017 7440 SZA / CHECK LSW = 0
4020 7402 HLT / ERROR LSW
4021 2236 ISZ TIME
4022 5226 JMP CHK2
4023 6501 B, 6501 / ADVANCE CLOCK
4024 2237 ISZ COUNT / 2**12
4025 5223 JMP B
4026 6144 CHK2, 6144
4027 7041 CIA
4030 1236 TAD TIME
4031 7440 SZA
4032 7402 HLT / ERROR MSW
4033 2236 ISZ TIME
4034 5223 JMP B
4035 7402 HLT / OK
4036 0000 TIME, 0000
4037 0000 COUNT, 0000
/
/
/
*4050
4050 6141 START3, 6141 / RESET CLOCK
4051 6142 6142 / READ LSW
4052 5251 JMP .-1 / CHECK LOOP TO SEE
/ IF CLOCK IS COUNTING
/

*4100
4100 7001 START2, IAC
4101 3352 DCA EXPTM / EXPECTED TIME
4102 6141 6141
4103 7200 CYCLE, CLA
4104 4336 JMS DELAY1 / 900 MSEC
4105 7200 CLA
4106 1357 TAD TA4 / 20 DEC = 24 OCT
4107 3360 DCA ST3 / 7753
4110 6142 F, 6142 / READ LSW
4111 7041 CIA / NEGATE
4112 1352 TAD EXPTM
4113 7450 SNA / OK ?
4114 5326 JMP TIMES / YES
4115 7200 CLA / NO
4116 1356 TAD TA3 / 7777 - 4255
4117 3353 DCA CNTR / = 3522
4120 6142 6142 / READ LSW
4121 2353 ISZ CNTR / (3.22 + 1.61)2070 , DEC
4122 5321 JMP .-1 / 10 MSEC
4123 2360 ISZ ST3
4124 5310 JMP F
4125 7402 HLT / CLOCK TOO SLOW
4126 1360 TIMES, TAD ST3
4127 7041 CIA
4130 1357 TAD TA4
4131 7450 SNA / CLOCK TOO FAST ?
4132 7402 HLT / YES
4133 2352 ISZ EXPTM / NO
4134 5303 JMP CYCLE
4135 7402 HLT / RTC OF
4136 0000 DELAY1, 0000 / 900 MSEC
4137 1355 TAD TA2 / 90 DEC = 132 OCT
4140 3352 DCA ST2 / 7645
4141 7200 C, CLA
4142 1356 TAD TA3 / 2070 DEC = 4026 OCT
4143 3353 DCA CNTR / 3751
4144 6142 6142 / READ LSW
4145 2353 ISZ CNTR / (3.0 + 1.5)2222 , DEC
4146 5345 JMP .-1 / = 10 MSEC
4147 2354 ISZ ST2 / X90 DEC
4150 5341 JMP C / = 900 MSEC
4151 5736 JMP I DELAY1
4152 0000 EXPTM, 0000
4153 0000 CNTR, 0000
4154 0000 ST2, 0000
4155 7645 TA2, 7645 — 7636
4156 3751 TA3, 3751 3470 for 8/E
4157 7753 TA4, 7753 — 7747
4160 0000 ST3, 0000

```



	1	2	3	4	5
I					7430
H		858			
G		846	7493		858
F		7400	7493		858
E		7440	7493		858
D		7400	7493		858
C		4023	7493		858
B		4023	7493		858
A					

Replace Title Page with Revision 2 Title Page attached.

SECTION 2

Logic Drawings

D10295L, bottom right - amend Revision box (Ø) to read B.

D10300L - insert Revision B, attached, immediately after Revision A1 in the manual.

D10362L - remove Revision D, pages 1 and 2, and replace with Revision E, pages 1 and 2, attached.

D10482L, bottom right - amend Revision box (Ø) to read A.

D11075L, bottom right - amend Revision box (A) to read B.

SECTION 3

Page 3-9, "Write Data", para 5, line 3 - amend the sentence to read

"The trailing edge of pulse 11 conditions counter J4-5 pin 6; I5-3 goes true to I5-6 and I3-11 goes true to I2-6 to condition the register in a load mode."

Page 3-11, "READ DATA", para 6, 2.a - amend to read

"increment the counter via connector pin 6, I1-4, I1-6, F2-8, A2-3, A2-13, G4-8, and G3-8."

Page 3-11, "READ DATA", para 6, 2.b - amend to read

"issue clocks to the Shift Register via F2-8, A2-3, A2-13, and G2-8, pins 9 and 10..."

SECTION 3

Logic Drawings

D10282L, bottom right - amend Revision box (B) to read C.

D10284L - remove Revision A and replace with Revision D, attached.

SECTION 5

Remove page 5-21 and replace with Revision 2 page 5-21, attached.

Logic Drawings

D10246L, bottom right - amend Revision box (D) to read E.

D10285L - remove Revision C and replace with Revision G, attached.

D10298L - remove Revision Ø and replace with Revision B, attached.

D10366L, bottom right - amend Revision box (Ø1) to read B.

D10368L - remove Revision Ø and replace with Revision C, attached.

D10442L - remove and replace with B10442L, Revision G, attached.

SECTION 6

Replace Contents Page with Revision 2 Contents Page, attached. ✓

Logic Drawings

D11155B - remove Revision Ø2 and replace with Revision B attached. ✓

D11089S, bottom right - amend Revision box (Ø4) to read A. ✓

D11240S, bottom right - amend Revision box (Ø) to read A. ✓

D11197B - remove Revision Ø2 and replace with Revision A attached. ✓

B11061S, bottom right - amend Revision box (Ø1) to read A. ✓

B11034S, bottom right - amend Revision box (Ø1) to read A. ✓

D10363S - remove Revision E and replace with Revision F attached. ✓

D10283S, bottom right - amend Revision box (A) to read B. ✓

D10185S, bottom right - amend Revision box (C) to read D. ✓

SECTION 7

Logic Drawings

D11046I, bottom right - amend Figure No. (7-2) to read 7-3;
amend Revision box (Ø2) to read C. ✓

B11154X - remove Revision Ø1 and replace with Revision A attached. ✓

SECTION 8

Replace Contents Page with Revision 2 Contents Page attached.

Integrated Circuit Pin Numbering -1, box MC 858 - add at bottom of box the following statement:

'OFTEN USED WITH SEPARATE GND'.

Integrated Circuit Pin Numbering -1, box DM 1584 or MC 8820 - amend title of box to read

'MC 1584 or DM 8820'.

Integrated Circuit Pin Numbering -4, box MC 7493 - amend statement at bottom of box to read

'RESET IS HELD AT 0 FOR SHIFTING: AT 1 TO RESET COUNTER'

Integrated Circuit Pin Numbering -6, box MC 8602, 0/S1 - delete the bar over the upper Q, and add a bar over the lower Q.

Integrated Circuit Pin Numbering -6, box MC 8602, 0/S2 - delete the bar over the upper Q, and add a bar over the lower Q.

After Systems Test Programs, Part 13, Drum Analyser, insert Part 14, MTT Analyser, attached.

Wiring Diagram B11038W - remove sheets 1-2, 3-4, 5-6, 11-12, 23-24, 27-28, Revision B, and replace with sheets 1-2, 3-4, 5-6, 11-12, 23-24, Revision D, 27-28, Revision E, attached.

OPTIONS

Remove Options Contents Page and replace with Revision 2 Contents Page attached.

System No:
Change Inserted by:
Date:

Revision 1 May 72
CHANGE INSTRUCTIONS TO
KEY-EDIT TECHNICAL MANUAL
SERIES 100/100 MKV, 100/85 MKI

PAGE CHANGES

- TITLE PAGE Replace existing Title Page with Revision 1 Title Page attached.
- SECTION 2 Replace existing page 2-10 with Revision 1 page attached.
D 10362 L. Replace Sheets 1 and 2 with Revision D sheets attached.
D 11075 L. Replace drawing with Revision A attached.
- SECTION 3 Replace drawings 10282 L, 10284 L, and 10262 L with Revision B, A, and A, respectively
- SECTION 5 Replace drawing 10246 L with Revision D attached.
- SECTION 6 Replace existing page 6-1-1 with Revision 1 page attached.
Replace Figure 6-1-5 with Figures 6-1-5a and b attached (C11356S and C11355S).
Replace Figure 6-2-2 with Revision A attached.
After Figure 6-2-5 insert Figure 6-2-6a attached.
- SECTION 8 Replace Contents page with Revision 1 page attached.
Before the Logic Rack Wiring diagrams, D11038W Sheet 1, insert the attached Drum Analyser consisting of contents page to program listing page 81 (30 sheets)
- OPTIONS Replace Contents page with Revision 1 page attached.

MANUSCRIPT CHANGES

- SECTION 2 D10300L. End of Record Beeper, junction of pin 14 and resistor (22K) goes to Vcc.
- SECTION 6 Figure 6-1-4. Locate NEON LAMP OFF; draw a horizontal line from the right end of the resistor to the next vertical line (the LOAD line).
Above NEON LAMP ON delete NEUT.
Beneath drawing delete CABLE NO.
Figure 6-2-6 (after Figure 6-2-6a). Change figure number to 6-2-6b.
Delete ALSO 10395 above figure number.
Delete NOTE at bottom left, and all of 220/240 TERMINAL BOARD INTERCONNECTIONS table
Top left, change Cannon P/N for 1004S Drum to read PW06B-12-3-5; and for 1016 Drum to read PT06A-16-8S

Insert the System Number on the manual Title Page (where applicable)

Insert the System Number, the date, and your name on the change Title Sheet Retain this sheet at the back of the manual.

