

1 6 0 4

PRINTED CIRCUITS

RECHENZENTRUM
DER UNIVERSITÄT KIEL

1604 SERIES PRINTED CIRCUITS

FOR TRAINING PURPOSES ONLY

CONTROL DATA INSTITUTE
CONTROL DATA CORPORATION

Publications No. 60240600
January 1967

This manual was prepared for training purposes and does not contain all the card types used in Control Data computers.

For a complete listing of printed circuit cards, refer to Printed Circuits Manual, Volumes I & II, publications number 60042900.

This manual was previously printed with publication no. 010367.

CONTENTS

Theory of Control Data Logic.	1
Single Inverter (11A).	17
Single Inverter (12A)	18
Single Inverter (13A)	19
Single Inverter (14A)	20
Single Inverter (15A)	21
Single Inverter (16A)	22
Quadruple Inverter (20A).	23
Double Inverter (21A)	24
Double Inverter (22A)	25
Double Inverter (23A)	26
Double Inverter (24A)	27
Triple Inverter (28A)	28
Triple Inverter (29A)	29
Double Flip-flop (30A).	30
Flip-flop (31A)	31
Flip-flop (32A)	32
Flip-flop (33A)	33
Capacitor (50A)	34
Output (60A).	35
Input (61).	36
Output (62)	37
Output (67)	38
Input (68).	39
Output (69)	40

Variable Delay (73A).	41
Read Level Amplifier (75B).	42
Reader Brake (76B).	43
Variable Delay (77)	44
Output (78)	45
Output (79A).	46
Variable Delay (82)	47
Magnet Puller (85A)	48
Input (87).	49
Delay (97A)	50
Capacitor (CC82-1).	51
Capacitor (CC82-2).	52
Pulse Shaper.	53
Ribbon Advance (P94A)	54
Ribbon Advance & Hold (P96A).	55
Brake Clutch One Shot (P99)	56

THEORY OF CONTROL DATA LOGIC

The basic logic building block is a single inverter transistor circuit, represented on logic diagrams by a rectangle. This circuit uses the 180° phase shift of a grounded emitter amplifier to produce an inversion between input and output. Two circuits may be connected to form a bi-stable flip-flop.

The voltage levels used in the logic are -3v and -0.5v, representing "1" and "0" respectively. The single inverter circuit inverts these signals; a -3v input becomes a -0.5v output, and vice versa.

Control Data logic circuits are mounted on 2 1/2 by 2 1/8 inch printed circuit cards (figure 1). Each card is equipped with a 15-pin male connector for plugging into the equipment chassis.

The logic cards used are Single Inverter, Double Inverter, and Flip-Flop, designated 10 series, 20 series, and 30 series, respectively. On most cards the second digit denotes the number of inputs to each circuit.






Figure 1. Control Data Printed Circuit Card

For example, a 14 card is a single inverter with 4 inputs. A 22 card contains two separate inverter circuits, each having two inputs. A 31 card contains two inverter circuits connected to form a flip-flop, each circuit having one input.


In numbering components and designating circuit locations, a diode might be numbered CR12A or CR12B; a location might be written D26A or D26B where D refers to the chassis row, 26 to the connector number, and A or B to the circuit.

ANALYSIS OF SINGLE INVERTER

In the standard inverter circuit shown in figure 2, transistor Q01 is connected as an amplifier. The collector circuit of the transistor has two feedback loops which prevent the transistor from being driven to cutoff or saturation. Switching from one state to the other is accomplished in 10 to 80 nanoseconds.



CONVENTIONAL INVERTER SYMBOL



NOTE:

IF CARD CONTAINS TWO INVERTER CIRCUITS, THE ABOVE LOCATION WILL BE WRITTEN EITHER D26A OR D26B.

Figure 2. Standard Inverter Circuit

An input signal is applied through isolation diode CR01 to a voltage divider network composed of resistors R07, R08, R09, R10, and R11. An input signal of -0.5v (point A) results in -1.5v at point B and +0.8v at the base of Q01 (point C) so that Q01 does not conduct. CR01 is biased 1v in the backward direction to provide for noise suppression at the input of the inverter.

An open input circuit has the same effect as a -3v signal; point A is biased at -3v and CR01 conducts. Thus, a voltage of -1.1v appears at the base of Q01, causing it to conduct.

Transistor Q01 provides minimum beta* current gain of 25. The collector current of Q01 develops the output voltage across resistor R07. Output diode CR09 isolates the output line from the other output lines.

Diodes CR07 and CR08 form the feedback loops which prevent transistor Q01 from being driven to cutoff or saturation. The positive-going limit allows a maximum transistor conduction that is less than saturation; the negative-going limit fixes a minimum conduction for the transistors.

When the transistor approaches cutoff, the collector approaches -3.0v. The collector potential is coupled back to the base of Q01 through CR08, R08, R09, and R10. The base of Q01 is always held at a sufficiently negative voltage to permit some minimum conduction of Q01.

When the transistor approaches saturation, the collector approaches 0v. The collector potential is coupled back to the base of Q01 through CR07 and R10. The base of Q01 is thus prevented from becoming so negative that saturation occurs.


* The beta current gain is the ratio of collector current to base current.

FLIP-FLOP (FF)

A FF is two single inverter circuits interconnected as shown in figure 3. (Each rectangle represents a single inverter.) One of the inverters is the set side of the FF; the other, the clear side. The FF is placed in the "1" (set) state by a set input that is "1". It is placed in the "0" (cleared) state by a clear input that is "1". (Set and clear inputs are never "1" at the same time.)

The storage capability of a FF means that it remains in a state that is indicative of the last "1" input received. Specifically, if a "1" pulse is present at the set input, then the output of inverter K000 (figure 3) becomes "0". This output is applied as an input to K001 and the output becomes "1". The output of K001 is fed back to K000. When the set input returns to "0", the feedback connection between K000 and K001 permits the storage of the state to which the "1" pulse on the set input forced the FF. If the clear input later receives a "1" pulse, the output of K001 becomes "0", and the feedback input to K000 is "0". K000 furnishes a "1" output which is returned to K001 to replace the "1" pulse at the clear input.

CONVENTIONAL FLIP FLOP SYMBOL



NOTE: INPUTS AND OUTPUTS EXIST AS SHOWN WHEN FF IS "SET"




Figure 3. Interconnection of Inverters to Form a FF

When the FF is set, K001 has a "1" output, and K000 has a "0" output. When the FF is cleared, K001 has a "0" output, and K000 has a "1" output.

The conventional square symbol for a FF is used in figure 3 to show the relationship between it and the inverter configuration which forms the FF. The square which represents the FF encompasses the crossover of the outputs.

AND CIRCUIT

A three-input AND circuit is shown in figure 4. The AND gate requires all inputs to be "1". If any are "0", a "1" on another input will not be sensed.

If the transistors on cards A, B, and C are not conducting, their output diodes are biased in the reverse direction, and the resulting output signals are interpreted as being at the logical "1" level. The circuit on card D places a negative voltage on the base of the transistor so that it conducts.


If the transistor on card A, B, or C is conducting, its collector goes to approximately ground potential. Its output diode is biased in the forward direction from the -20v source on card D, and the transistor on card D is held in the nonconducting state.

OR CIRCUIT

A three-input OR circuit is shown in figure 5. An OR gate allows a "1" signal on any input to be sensed, although a "0" signal may simultaneously appear on another input. The input lines are separated by diodes; a -3v signal will not be nullified by a -0.5v signal on another input line.

If the transistor on card A, B, or C is not conducting so that the card has a "1" output, the input circuit on card D will apply a negative voltage to the base of the transistor on card D, causing it to conduct.

"AND" CIRCUIT HAVING THREE INPUTS



CONVENTIONAL REPRESENTATION





Figure 4. AND Circuit

"OR" CIRCUIT HAVING THREE INPUTS



CONVENTIONAL REPRESENTATION





Figure 5. OR Circuit

BASIC THREE-STAGE COUNTER

A counter is essentially a double rank register which increases or decreases the quantity stored, an increment at a time. The three-stage counter circuit shown in figure 6 is additive from binary 000 through 111.

A count is stored in two steps:

- 1) A "1" input on the advance line consecutively sets a FF in rank 1. When all three are set, the next input clears them.
- 2) A "1" input on the transfer line causes the FF's in rank 2 to assume the same state as the corresponding FF's in rank 1.



SET FF = 1
CLEAR FF = 0

MAXIMUM COUNT = BINARY 111, OCTAL 7
MAXIMUM COUNT REACHED WHEN ALL FF'S
IN RANK 1 ARE SET

Figure 6. Three-Stage Counter

To analyze the operation of the counter, assume that both ranks are initially cleared; the count stored is zero. The first advance command finds the AND gate to K000 enabled and therefore enters the count 001 (octal 1) into rank 1. This partially enables the AND gate to K002. The transfer command enters the count 001 into rank 2. The next advance command finds the AND gate to K001 and K010 enabled and enters the count 010 (octal 2) into rank 1. The operation continues as shown in table 1, until the count reaches 111 (octal 7), which is the highest possible count in a three-stage counter. A command sequence returns both ranks to count 000.

TABLE 1. COUNTING SEQUENCE FOR THREE-STAGE COUNTER


Command	Qty Stored (Octal)	Rank 1			Rank 2		
		K02-	K01-	K00-	K02-	K01-	K00-
Initial Conditions	0	0	0	0	0	0	0
Advance	1	0	0	1	0	0	0
Transfer		0	0	1	0	0	1
Advance	2	0	1	0	0	0	1
Transfer		0	1	0	0	1	0
Advance	3	0	1	1	0	1	0
Transfer		0	1	1	0	1	1
Advance	4	1	0	0	0	1	1
Transfer		1	0	0	1	0	0
Advance	5	1	0	1	1	0	0
Transfer		1	0	1	1	0	1
Advance	6	1	1	0	1	0	1
Transfer		1	1	0	1	1	0
Advance	7	1	1	1	1	1	0
Transfer		1	1	1	1	1	1
Advance	0 (or 8)	0	0	0	0	0	0
Transfer		0	0	0	0	0	0

DELAY CIRCUIT



Placing a capacitor from the signal line to ground forms a delay circuit. The delay time is the time required to charge the capacitor when a -3v "1" signal appears on the line.

A delay is used to postpone the time at which a "1" signal is sensed by the input circuit of a card. It will have negligible effect on a "0" signal.

During the time that the transistor on card A is conducting, its collector will be at almost ground potential (figure 7). The voltage across the delay capacitor will not be more than 0.5v and will contain very little charge.



TYPICAL ADJUSTABLE DELAY INSTALLATION



TYPICAL NON-CRITICAL DELAY INSTALLATION





Figure 7. Typical Delay Circuits

When the output of card A switches to "1" and its transistor stops conducting, the input circuitry on card B attempts to bias the input line at the -3v level. Initially this voltage is absorbed by the uncharged delay capacitor, which gradually obtains a charge as shown in figure 8. In the case of an adjustable delay, the capacitor also receives charging current from the circuit on the 73A card.

The size of the capacitor and the rate at which it receives charging current govern the delay time. For a long delay, use a large capacitor. To increase or decrease the delay time, increase or decrease the series resistance between the capacitor and the source of charging current.



NOTE:

SYMBOL	REFERS TO:	UNITS
T	TIME	SECONDS
q	PARTIAL CAPACITOR CHARGE	COULOMBS
Q	FINAL CAPACITOR CHARGE	COULOMBS
R	SERIES RESISTANCE	OHMS
C	CAPACITANCE	FARADS
V	APPLIED POTENTIAL	VOLTS
e	NATURAL LOGARITHM BASE	PURE NUMBER 2.718, APPROX.

Figure 8. Relationship of Delay Time and Capacitor Charge Time
PULSE FORMING NETWORKS

Many circuits contain pulse forming networks, consisting of two inverters and a capacitive delay to reshape a steady "1" signal into a short "1" pulse. The leading edge network produces a pulse upon receipt of a "1" signal; the trailing edge network produces a pulse when the "1" signal ends (figure 9).




Figure 9. Pulse-Forming Networks

When a "1" input is received by a leading edge network, double inversion produces a "1" output. When the capacitor is sufficiently charged, a "1" is sent directly into A001 through an OR gate, and the output of inverter A001 switches to "0".

In the case of a trailing edge network, the steady input signal is fed directly into both inverters. When this signal goes to "0", the output of both inverters switches to "1". The "1" output of A000 does not reach A001 until the capacitor has charged sufficiently. The "1" enters A001 through an OR gate, and its output switches to "0".

TIMING CHAIN PULSE GENERATOR

A convenient method of obtaining a series of four sequential pulses using two FF's and three delays is shown in figure 10.

The two FF's exhibit four distinct sets of conditions at different time intervals. Initially both are in the clear state. A "1" pulse input to K000 sets K000/001, so that K001 has a "1" output. After a brief delay, this signal sets K002/003. K003 sends a "1" through a delay to K001; K000/001 is cleared. K000 sends a "1" through the third delay to K003; K002/003 is also cleared.

These four sets of conditions and the times at which they occur are:

	K000/001	K002/003
Time 0	Clear	Clear
Time 1	Set	Clear
Time 2	Set	Set
Time 3	Clear	Set
Time 0 (or 4)	Clear	Clear

The lengths of these time intervals are dependent upon the capacitive delays. In the example shown, all of the times are 0.5 usec. These may be varied.




Figure 10. Pulse Generator Networks

OUTPUT/INPUT CARDS, L--- AND M--- SERIES

The output/input cards adapt the relatively low level logic voltages to the relatively high level voltages necessary for cable transmission. Card types 62 and 61, which perform this adaptation, contain three separate circuits per card, A, B, and C (figure 11).

These cards are similar to a standard inverter card in that they contain a common emitter transistor circuit. However, although these cards produce a 180° electrical phase shift, they do not function as logical inverters. Instead, they are used in pairs so that the total phase shift is 360° and the initial and final voltage levels are identical (figure 11).

Another similarity between an M--- card and a standard inverter is the fact that the card circuitry biases the transistors in their conduction state if an open circuit occurs on the card input. Thus an M--- card can be made to have a -0.5v "0" or a -3v "1" output by opening and closing a switch connecting its input to ground.






Figure 11. Input/Output Circuits



SINGLE INVERTER

11A





SINGLE INVERTER

12A





SINGLE INVERTER

13A





SINGLE INVERTER

14A





SINGLE INVERTER

15A





SINGLE INVERTER

16A




QUADRUPLER INVERTER

20A





21A





DOUBLE INVERTER

22A





DOUBLE INVERTER 23A





DOUBLE INVERTER



24A



28A





29A





DOUBLE FLIP-FLOP

30A





FLIP-FLOP

31A





FLIP-FLOP



32A





FLIP-FLOP 33A





CAPACITOR 50A



OUTPUT 60A





INPUT 61





OUTPUT

62





OUTPUT

67





INPUT

68





OUTPUT

69





VARIABLE DELAY

73A





READ LEVEL AMPLIFIER 75B





READER BRAKE

76B




VARIABLE DELAY

77




OUTPUT

78




NOTES:

1. UNLESS OTHERWISE INDICATED, ALL DIODES ARE CONTROL DATA DRAWING NUMBER 118012 POLARIZED.
2. INPUTS TO PINS 1 & 7 ARE IBM "P" & "N" SIGNAL LEVELS RESPECTIVELY.



79A



1. UNLESS OTHERWISE INDICATED,
ALL DIODES ARE CONTROL
DATA DRAWING NUMBER 118012
POLARIZED 

- ```



2. TO PRODUCE IBM "P" SIGNAL
 ON PIN 3, CONNECT PIN 4
 TO PIN 6
 TO PRODUCE IBM "P" SIGNAL
 ON PIN 9, CONNECT PIN 10
 TO PIN 12
 TO PRODUCE IBM "N" SIGNAL
 ON PIN 4, CONNECT PIN 3
 TO PIN 5
 TO PRODUCE IBM "N" SIGNAL
 ON PIN 10, CONNECT PIN 9
 TO PIN 11

```





# VARIABLE DELAY

82





# MAGNET PULLER 85A





# INPUT



87





# DELAY 97A



# CAPACITOR CC82-1





# CAPACITOR CC82-2





# PULSE SHAPER P93B



RECHENZENTRUM  
DER UNIVERSITÄT KIEL





# RIBBON ADVANCE P94A



# RIBBON DRIVE & HOLD P96A



# BRAKE CLUTCH ONE SHOT P99



RECHENZENTRUM  
DER UNIVERSITÄT KIEL

