

dietz621

Zentraleinheit

Technische Unterlagen

dietz 621

Zentraleinheit

Technische Unterlagen

5.75

Schutzgebühr DM 25,00

Heinrich Dietz
433 Mülheim a.d. Ruhr
Solinger Str. 9
Tel. (021 33) 485024
Telex 856770

DIETZ

**Computer
SYSTEME**



TECHNISCHE UNTERLAGEN


MC 6 - Zentraleinheit

INHALTSVERZEICHNIS

1.	<u>ALLGEMEIN</u>	
1.1	Aufbau Komponentenordnung	
1.2	Bezeichnung der Steckerpunkte	
1.3	Ausbaustufen der Zentraleinheit	
1.4	Erklärungen	
1.2	<u>GEHÄUSEVERDRAHTUNG</u>	
	1 Aufbau, Schaltung	
1.3	<u>BEDIENUNGSKONSOLE</u>	621 600 D
	1 Aufbau, Schaltung	
	6 Steckerbelegung	
1.4	<u>CPU</u>	621 602 K
	1 Aufbau mit Programmiermöglichkeiten	
	2 Schaltung Taktsteuerung	
	4 A-Register	
	5 P-Register B-Register	
	6 M-Register	
	7 N-Register	
	8 ALU	
	9 B-Kanal-Multiplexer	
	10 M-Kanal-Durchschaltungen	
	12 F-Kanal-Durchschaltungen	
	13 D-Register Q-Register	
	14 ROM-Steuersignale	
	16 Steckerbelegung Prüfstecker	
1.5	<u>SCHRITTSPRUNG-LOGIK</u>	621 602 1 B
	1 Aufbau, Schaltung	
	5 Steckerbelegung	
1.6	<u>KERNESPEICHER-ANPASSUNG</u>	621 603 8 R
	1 Aufbau, Schaltung	
	5 Ablaufdiagramm Kernspeicherzugriff	
	6 Blockdiagramm Kernspeicheranschluß	
	7 Steckerbelegung	
1.7	<u>LEVEL-LOGIK</u>	621 643 G
	1 Aufbau, Schaltung	
	6 Steckerbelegung	

1.8	<u>RAM-BAUSTEIN</u>	
	1 Aufbau, Schaltung	621 626 C
	3 Aufbau, Schaltung	621 639 D
	5 Steckerbelegung	
1.9	<u>RECHNER-UHR</u>	621 610 D
	1 Aufbau, Schaltung	
	3 Steckerbelegung	
1.10	<u>BUS-ANSCHLUSSKARTE</u>	621 611 1 M
	1 Aufbau, Schaltung	
	4 Kombinationsmöglichkeiten	
	5 Steckerbelegung	
1.11	<u>STROMVERSORGUNG</u>	
	1 Aufbau	
	3 Stromversorgungsgehäuse	
	4 Verdrahtung, Rechnergehäuse	
	5 Schaltung	
	11 Steckerbelegung	
1.12	<u>INTERFACE TELETYPE/DISPLAY</u>	602 000 H
	1 Aufbau, Schaltung	
	4 Steckerbelegung	
1.13	<u>INTERFACE LOCHER/LESER</u>	602 005 D
	1 Aufbau, Schaltung	
	4 Steckerbelegung	
1.14	<u>INTERFACE DIETZ-DISK</u>	
	1 Aufbau, Schaltung	
	5 Steckerbelegung	
1.16	<u>POTENTIALKATALOG CPU</u>	
1.17	<u>IC-KATALOG</u>	





Zählweise der Stifte gültig für alle steckbaren Baugruppen

Jedem Rechner wird bei Auslieferung ein ausgefülltes Formblatt GERÄTESPEZIFIKATION beigelegt. Dieses Formblatt gibt Auskunft über den Rechnerausbau. Dabei sind folgende Ausbauten und Modifikationen möglich.

Lfd.Nr.	Benennung	Stand.	Option	Modifikation
1	Gehäuse verdrahtet	x		ohne
2	MINCAL 621 CPU	x		Programmstart auf 4000
			x	Programmstart auf 2000
		x		Rückmeldung des Interface II auf Level Ø
			x	Rückmeldung des Interface II auf Level 1 oder 2 usw. bis 15
3	Stromversorgung	x		ohne Batteriepufferung
			x	Umschaltung für interne Batteriepufferung
			x	Umschaltung für externe Batteriepufferung
4	Batterie - Element		x	
5	Bedienungskonsole	x		als Blindplatte ohne Elektronik
			x	Type 621 600 mit Locher/Leser/TTY - Bootstrap
			x	Type 621 600 mit DIETZdisk - Bootstrap
6	Ram-Baustein 303	x		0,25 K
			x	aufstockbar in Stufen von 0,25 bis 2 K (0-2 K)
7	Ram-Baustein 302		x	aufstockbar in Stufen von 0,25 bis 2 K (2-4 K)
8	Speicheranschluß- satz	x		4 K Kernspeicheranschluß
			x	8/16 K Kernspeicheranschluß
			x	32 K Kernspeicheranschluß
9	Speicher	x		4 K Kernspeicher
			x	8 K Kernspeicher
			x	16 K Kernspeicher
			x	32 K Kernspeicher
			x	1 K Reprom aufstockbar in Stufen von 1 K bis 8 K
10	Kernspeicheranpassung	x		ohne
11	Mikroschrittlogik	x		ohne
12	Ebenenlogik	x		Programmierung auf 8 Ebenen / 16 Ebenen
		x		Programmierung auf 16/32/64/128/256 byt Ebene
		x		Programmierung CNP-Ebene auf 1 oder 2 usw. bis 15
13	Echtzeituhr		x	Taktzeitprogrammierbar auf 100 µsek. o. 1 msek o. 10 msek o. 100 msek o. 1 Sek.
14	BUS - Anschluß	x		621 611 ohne Kabelabgang
			x	621 611 mit Gegenstecker für Speichererweiterung
			x	621 611 mit Gegenstecker für Universal-Interf. Einsch.
			x	621 611 mit Gegenstecker für Controller
15	Interface I		x	jedes Einkarteninterface ist einsetzbar
			x	Rückmeldung auf Ebene Ø Ø
16	Interface II		x	jedes Einkarteninterface ist einsetzbar
				Rückmeldung auf Ebene Ø Ø oder Ø 1 usw. bis 15
17	Netzkabel	x		ohne

67289

15.8.73

03.10.73

Auftrags-Nr.		Serien-Nr.		Starttermin		Ausstellungsdatum		Endtermin		
MINCAL 62 Computer		Anlage Abt. 3		Ausgestellt Datum 14.8.73		Name HER		Blatt-Nr.	Blatt-Zahl	
Kunde Müller		Gerätespezifikation						D. F. 2		
Lfd. Nr.	Stück	Benennung	J-Bez	Typen-Nr.						
1	1	Gehäuse verdrahtet								
2	1	MINCAL 621 CPU	MC 621	621 602	C					
3	1	Stromversorgung Typ: II	CSV 2	621 3				339		
4	1	Batterie-Element Typ: II	CBP/							
5	1	Bedienungskonsole	CBK	621 600	C					
6	1	RAM-Baustein Platz 303	RAM/	621 639 3	C					
7		RAM-Baustein Platz 302	RAM/	621						
8	1	Speicher-Anschlußsatz		621 080						
9	1	Speicher Kbytes: 16K	KS 16					601 173		
10	1	Kernspeicheranpassungskarte		621 603	H					
11	1	Mikroschrittlogik		621 602	C					
12	1	Ebenenlogik Ebenen: 16	CPE	621 607	C					
13		Echtzeituhr	CCL	621 610	C					
14	1	BUS-Anschluß	BUS-							
15	1	Interface I TTY		602 000	E					
16	1	Interface II LO-LE		602 005	E					
17	1	Netzkabel	KANE-2,5	600 025						
18									Bemerkungen allg.	
19										
20										
21										
22										
23	64	byte Pool je Ebene								Bemerkungen für Prüffeld
24	0F	Nr. der CNP-Ebene								
25	8	Nr. der Interface-2-Ebene								
26	10	ms Taktzeit Rechneruhr								
27		Anschluß für externe Batterie								
28										
Exemplar:		F1	C4	P1	F33				Unt. P4	01.01.04

MUSTER

RECHNER-STAND

STAND MINCAL 621 AM:

03.10.73

Komm.-Nr.:

67289

Kunde

Müller

Benennung	Nr. der m Leiterplatte	Index ↓	GEÄNDERT AUF			
CPU			D1 20.12.73 He	E4 3.4.74 Ga	H8 5.6.74 Ro	
	621602	C				
K.Sp.Anp.K.	621603	K				
Schr.Spr.Pogik	621602	C				
Ebenen-Logik	621607	C	621643 E 1.10.73 Ro	F4 3.4.74 Ga		
TTY-Interfaces	602 000	E				
LO/LE-Interfaces	602 005	E				
RAM Pl.303	621 639 3	C				
RAM Pl.302						
Rechner Uhr	621 610	C				
Bed.Konsole	621 600	C				
SV Einschub	621 3/339					


MUSTER

ACHTUNG !!!!!!!!!!!
Das zugehörige Formu-
lar muß im Rechner
bleiben.

Sonstige Änderungen: Leiser Lüfter eingebaut
3.4.74 Ga


01.01.05

1/ Allgemeine Angaben




2/ Schaltkreisbeispiele

z. B. SN 7486




z. B. SN 7474




D-FLIP-FLOP

z. B. SN 7473
SN 7476
SN 74107




J-K-MASTER-SLAVE-FLIP-FLOP

z. B. SN 7470




J-K-FLIP-FLOP

z. B. SN 74123





MONOFLOP


z. B. SN 74121





MONOFLOP











BOOTSTRAP-PROGRAMM;

```

4000      LDC , 3, 6; 81 03 06
4003      GS , 5; 23 05
4005 A2 :   LDC ,@ , '12 ; 80 12
4007      STA ,@ , '1001 , 5; EE 01 10 05
400B      HLT ; 02
400C      LDA ,@ , '1000 , 5; 8E 00 10 05
4010      BNEC ,@ , 'FF , A1 ; 58 FF 05
4013      BEC , 3, 6, A2 ; 51 03 06 EF
4017 A1 :   STX ,@ , , 3; E2 03
4019      INZ , 3, , A2 ; 4B 03 EA
401C      LDC ,@ , , 0; 80 00
401E      JPR , , , 7; F4 07
    
```

ADRESSEINGÄNGE						DATEN - AUSGÄNGE							
Wort	NR4	NR3	NR2	NR1	NR0	S7	S6	S5	S4	S3	S2	S1	S0
1	L	L	L	L	L	H	L	L	L	L	L	L	H
2	L	L	L	L	H	L	L	L	L	L	L	H	H
3	L	L	L	H	L	L	L	L	L	L	H	H	L
4	L	L	L	H	H	L	L	H	L	L	L	H	H
5	L	L	H	L	L	L	L	L	L	L	H	L	H
6	L	L	H	L	H	H	L	L	L	L	L	L	L
7	L	L	H	H	L	L	L	L	H	L	L	H	L
8	L	L	H	H	H	H	H	H	L	H	H	H	L
9	L	H	L	L	L	L	L	L	L	L	L	L	H
10	L	H	L	L	H	L	L	L	H	L	L	L	L
11	L	H	L	H	L	L	L	L	L	L	H	L	H
12	L	H	L	H	H	L	L	L	L	L	L	H	L
13	L	H	H	L	L	H	L	L	L	H	H	H	L
14	L	H	H	L	H	L	L	L	L	L	L	L	L
15	L	H	H	H	L	L	L	L	H	L	L	L	L
16	L	H	H	H	H	L	L	L	L	L	H	L	H
17	H	L	L	L	L	L	H	L	H	H	L	L	L
18	H	L	L	L	H	H	H	H	H	H	H	H	H
19	H	L	L	H	L	L	L	L	L	L	H	L	H
20	H	L	L	H	H	L	H	L	H	L	L	L	H
21	H	L	H	L	L	L	L	L	L	L	L	H	H
22	H	L	H	L	H	L	L	L	L	L	H	H	L
23	H	L	H	H	L	H	H	H	L	H	H	H	H
24	H	L	H	H	H	H	H	H	L	L	L	H	L
25	H	H	L	L	L	L	L	L	L	L	L	H	H
26	H	H	L	L	H	L	H	L	L	H	L	H	H
27	H	H	L	H	L	L	L	L	L	L	L	H	H
28	H	H	L	H	H	H	H	H	L	H	L	H	L
29	H	H	H	L	L	H	L	L	L	L	L	L	L
30	H	H	H	L	H	L	L	L	L	L	L	L	L
31	H	H	H	H	L	H	H	H	H	L	H	L	L
32	H	H	H	H	H	L	L	L	L	L	H	H	H

BOOTSTRAP-PROGRAMM ;

```


4000      LDC ,@ , '0A ;      80 0A
4002      STA ,@ , '1012 ;     EC 12 10
4005 A2 :   LDA ,@ , '1012 ;     8C 12 10
4008      BZC ,@ ,      1, A2 ;    60 01 FB
400B      LDC ,@ ,      0;      80 00
400D      STA ,@ , '1012 ;     EC 12 10
4010      LDC , 3, '1E ;      81 03 1E
4013 A1 :   LDA ,@ , '1014 ;     8C 14 10
4016      STX ,@ ,      , '03 ;    E2 03
4018      INEC, 3, '9E , A1 ;    5B 03 9E F8
401C      JPR ,      , '1E ;      F4 1E
401E      HLT ;                02

```

ADRESSEINGÄNGE NR						DATENAUSGÄNGE							
WORT	NR4	NR3	NR2	NR1	NR0	S7	S6	S5	S4	S3	S2	S1	S0
1	L	L	L	L	L	H	L	L	L	L	L	L	L
2	L	L	L	L	H	L	L	L	L	H	L	H	L
3	L	L	L	H	L	H	H	H	L	H	H	L	L
4	L	L	L	H	H	L	L	L	H	L	L	H	L
5	L	L	H	L	L	L	L	L	H	L	L	L	L
6	L	L	H	L	H	H	L	L	L	H	H	L	L
7	L	L	H	H	L	L	L	L	H	L	L	H	L
8	L	L	H	H	H	L	L	L	H	L	L	L	L
9	L	H	L	L	L	L	H	H	L	L	L	L	L
10	L	H	L	L	H	L	L	L	L	L	L	L	H
11	L	H	L	H	L	H	H	H	H	H	L	H	H
12	L	H	L	H	H	H	L	L	L	L	L	L	L
13	L	H	H	L	L	L	L	L	L	L	L	L	L
14	L	H	H	L	H	H	H	H	L	H	H	L	L
15	L	H	H	H	L	L	L	L	H	L	L	H	L
16	L	H	H	H	H	L	L	L	H	L	L	L	L
17	H	L	L	L	L	H	L	L	L	L	L	L	H
18	H	L	L	L	H	L	L	L	L	L	L	H	H
19	H	L	L	H	L	L	L	L	H	H	H	H	L
20	H	L	L	H	H	H	L	L	L	H	H	L	L
21	H	L	H	L	L	L	L	L	H	L	H	L	L
22	H	L	H	L	H	L	L	L	H	L	L	L	L
23	H	L	H	H	L	H	H	H	L	L	L	H	L
24	H	L	H	H	H	L	L	L	L	L	L	H	H
25	H	H	L	L	L	L	H	L	H	H	L	H	H
26	H	H	L	L	H	L	L	L	L	L	L	H	H
27	H	H	L	H	L	H	L	L	H	H	H	H	L
28	H	H	L	H	H	H	H	H	H	H	L	L	L
29	H	H	H	L	L	H	H	H	H	L	H	L	L
30	H	H	H	L	H	L	L	L	H	H	H	H	L
31	H	H	H	H	L	L	L	L	L	L	L	H	L
32	H	H	H	H	H	L	H	L	H	L	L	H	H

A			B	
+Z		1	+Z	
+Z		2	+Z	
7		3	SWITCH7	
6		4	SWITCH6	
5		5	SWITCH5	
4		6	SWITCH4	
3		7	SWITCH3	
2		8	SWITCH2	
1		9	SWITCH1	
Ø		10	SWITCHØ	
UWACH		11	SWNL-	
PAUSE-		12	SWNR-	
PROG-		13	SWML-	
HLT-		14	SWMR-	
ROMØ-		15	CRØ5-	
ROM2-		16	CRØ6-	
T1-		17	CRØ7-	
T2-		18	NF-	
CM-		19	BOOTSTRAP-	
SØØ-		20	NA-	
GO-		21	SØ	
CR15-		22	S1	
CR17-		23	S2	
NR4		24	S3	
NR3		25	S4	
NR2		26	S5	
NR1		27	S6	
NRØ		28	S7	
ØV		29	ØV	
ØV		30	ØV	
A			B	

(N- ab 621 602 E)



Selektionen durch ROM-Steuersignale

M-Kanal

-	-	M
-	04	B
03	-	N
03	04	P

B-Kanal

-	-	-	SWITCH
-	-	07	MR
-	06	-	NR
-	06	07	P
05	-	-	L
05	-	07	ML
06	06	-	NL
05	06	07	B


F-Kanal


-	-	-	25	LOAD-D
-	-	12	25	LOAD-MR
-	11	-	25	LOAD-NR
-	11	12	25	LOAD-P
10	-	-	25	LOAD-Q
10	-	12	25	LOAD-ML
10	11	-	25	LOAD-NL

10	11	12	25	LOAD-B
X	X	X	-	<M-Kanal>


ALU

-	-	-	-	-	A
-	-	-	-	17	$A \vee B = F$
-	-	15	-	-	$A \wedge B = F$
-	-	15	-	17	$\neg B = F$
-	-	15	16	17	$\overline{A} \vee B = F$
-	14	-	-	17	$A \neq B = F$
-	14	-	16	17	$\overline{A} \wedge B = F$
-	14	15	16	17	$\overline{A} = F$
13	-	15	16	-	$A + B = F$
13	14	-	-	17	$A + B = F (A-B-1=F)$
13	14	15	16	17	$A + \text{CARRY} = F$







SI	S ₈	
0	0	Inh. Clock
0	L	Shift left
L	0	Shift Right
L	L	Parallel Load





P - REGISTER




B - REGISTER











Brücke 1: Urstart bei Adresse '4000
Brücke 2: Urstart bei Adresse '2000














Codierung der ROMs

Oktale Adresse	M 20 (K9)									M 21 (K8)									M 22 (K7)								
	ROM	00	01	02	03	04	05	06	07	10	11	12	13	14	15	16	17	20	21	22	23	24	25	26	27		
	Pin	1	2	3	4	5	6	7	9	1	2	3	4	5	6	7	9	1	2	3	4	5	6	7	9		
0		L	H	H	L	H	H	H	H		L	H	H	H	H	H	H		H	H	H	H	H	L	L	H	
1		L	H	H	L	H	H	H	H		H	L	L	H	H	H	H		H	H	H	H	H	L	L	H	
2		L	H	H	L	H	H	L	H		H	H	L	L	H	L	L		H	H	H	H	H	L	L	H	
3		L	H	H	L	H	H	H	H		L	H	L	H	H	H	H		H	H	H	H	H	L	L	H	
4		L	H	H	L	H	H	H	H		L	L	L	H	H	H	H		H	H	H	H	H	L	L	H	
5		L	H	H	H	L	H	H	L		H	H	L	L	H	L	L		H	H	H	H	H	L	L	H	
6		L	H	H	H	L	L	H	L		L	H	L	L	H	L	L		H	H	H	H	H	L	L	H	
7		H	L	H	L	L	H	H	H		H	H	H	L	L	L	L		L	H	H	H	L	H	L	H	
10		L	H	H	L	L	H	H	H		L	L	L	H	H	H	H		H	H	H	H	H	L	L	H	
11		L	H	H	H	H	L	L	L		H	H	H	L	L	H	H		H	H	H	L	H	H	L	H	
12		L	H	H	H	H	L	L	L		H	H	H	H	L	H	L		H	H	H	L	H	H	L	H	
13		L	H	H	H	H	L	L	L		H	H	H	H	H	L	L		H	H	H	L	H	H	L	H	
14		H	H	H	H	H	H	L	L		H	H	H	H	H	L	H		H	H	L	H	H	H	L	L	
15		H	H	L	L	L	H	H	H		H	H	H	H	H	L	H		H	H	H	H	H	H	L	L	
16		L	H	H	L	L	H	H	H		H	H	H	H	H	H	H		H	L	H	H	L	H	L	H	
17		H	H	L	L	L	H	H	H		H	H	H	H	H	H	H		H	H	H	H	H	H	L	L	
20		L	H	H	H	H	H	H	H		L	L	L	H	H	H	H		H	H	H	H	H	L	L	H	
21		H	L	H	L	L	L	L	L		H	H	H	L	H	L	L		H	H	H	H	H	H	L	L	
22		H	L	H	L	L	L	L	L		H	H	H	L	L	H	H		H	H	H	H	H	H	L	L	
23		H	L	H	L	L	L	L	L		H	H	H	H	H	L	H		H	H	H	H	H	H	L	L	
24		H	L	H	L	L	L	L	L		H	H	H	H	H	H	H		H	H	H	H	H	H	L	L	
25		H	L	H	L	L	L	L	L		H	H	H	H	L	H	H		H	H	H	H	H	H	L	L	
26		H	H	L	L	L	L	L	L		H	H	H	H	H	L	H		H	H	H	H	H	H	L	L	
27		L	H	H	L	L	H	H	H		H	H	H	H	L	L	L		H	H	H	L	H	H	L	H	
30		L	H	H	L	H	H	L	H		H	L	H	L	H	L	L		H	H	H	H	H	L	L	L	
31		H	H	H	H	H	H	L	L		H	H	H	H	H	L	H		H	H	H	H	H	L	L	L	
32		L	H	H	L	L	H	H	H		L	L	L	H	H	H	H		H	H	H	H	H	L	L	H	
33		H	H	L	H	H	L	L	L		H	H	H	H	H	L	H		H	H	H	H	H	H	L	L	
34		H	H	L	L	L	H	L	H		H	H	H	H	H	L	H		H	H	H	H	H	H	L	H	
35		H	H	L	L	L	L	L	H		H	H	H	H	H	L	H		H	H	H	H	H	H	L	H	
36		H	H	H	H	H	H	H	L		H	L	H	H	H	L	H		H	H	H	H	L	L	L	H	
37		H	H	H	H	H	L	H	L		L	L	H	H	H	L	H		H	H	H	H	H	L	L	L	

H = ca. 5 V

L = ca. 0 V

A			B	
ØV		1	MS35-	
T1-		2	MS36-	
MS34-		3	MS33-	
MS32-		4	MS31-	
MS30-		5	MS37-	
MS20-		6	MS21-	
MS26-		7	MS25-	
MS24-		8	MS23-	
MS22-		9	MS27-	
MS15-		10	MS16-	
MS14-		11	MS13-	
MS12-		12	MS11-	
MS10-		13	MS17-	
T2-		14	MS01-	
MS00-		15	MS02-	
MS03-		16	MS04-	
MS05-		17	MS06-	
MS07-		18	+Z	

32

STECKER 205

1

B

SN 74 08

C

SN 74 27

D

SN 74 12

E

SN 74 32

9

SN 74 03

SN 74 09

SN 74 10

SN 74 02

8

SN 74 20

SN 74 00

SN 74 10

SN 74 08

7

SN 74 03

SN 49 31

SN 49 31

SN 49 31

6

SN 74 12

SN 74 161

SN 74 04

SN 74 H 74

5

SN 74 03

SN 74 03

SN 74 05

SN 74 32

4

SN 74 04

SN 74 12

SN 74 20

SN 74 08

3

SN 74 32

SN 74 08

SN 74 00

SN 74 37

2

SN 74 04

SN 74 04

SN 74 10


SN 74 10



1



32

STECKER 105


1








BRANCH FF





1 A		1 C
+ Z	1	+ Z
Q 0	2	
Q 7 *	3	
Q 1	4	MS 00
Q 6	5	ANF 05
Q 2	6	INTE
Q 5	7	
Q 3	8	
Q 4	9	
Q 6	10	PROG & PAUSE
CON	11	
C 1	12	
C 3	13	
C 0	14	
NNA	15	NNA
C 4	16	
DOF	17	
R 25 *	18	
MS 02	19	CR 10
MS 07	20	MS 37
MS 06	21	MS 30
END	22	
DOF	23	
END	24	
MS 05	25	
MS 01	26	
A = B	27	ANF 34
T 2	28	MS 35
C 2	29	ENG
MS 03	30	SPRUNG
Q 7 & Q 5 & Q 4	31	
⊥	32	⊥

2 A		2 C
+ Z	1	+ Z
Q 1	2	
ROM 27	3	Q 2
	4	
ROM 23	5	
Q 7 & Q 3 & Q 2	6	
Q 3	7	
	8	
CUP	9	
T 2 B	10	
T 1	11	
T 1	12	
NBM	13	
MARK	14	
B 0	15	
	16	
	17	
	18	
	19	
	20	
	21	
MS 30	22	
COUNTUPP & T 2	23	
MS 05	24	
	25	
7	26	
	27	SET LEVEL
	28	SET DISABLE
	29	RESET DISABLE
	30	RESET LEVEL
	31	
⊥	32	⊥



Lötsocket
 DIL-Sockel
 16pol - Burndy
 Plattform 16pol
 A 23-2049 LC





Programmierfelder:

P1 Adreßentschlüsselung

Kernspeicher	Brücken	Adreßbereiche
4K	1-16	'4000 - '4FFF
8K	1-16, 2-15	'4000 - '5FFF
16K	1-16, 2-15, 3-14, 4-13	'4000 - '7FFF
32K	1-16, 2-15, 3-14, 4-13 5-12, 6-11, 7-10, 8-9	'4000 - 'BFFF

P2 Sperrbereich

Jede Brücke schützt einen Bereich von 4K gegen Einschreiben

Adreßbereiche	Brücke	Adreßbereiche	Brücke
'4000 - '4FFF	1-16	'8000 - '8FFF	5-12
'5000 - '5FFF	2-15	'9000 - '9FFF	6-11
'6000 - '6FFF	3-14	'A000 - 'AFFF	7-10
'7000 - '7FFF	4-13	'B000 - 'BFFF	8-9


P3 Parityverzeugung

Kernspeicher	Brücken	Parityverzeugung
4,8,16K	2-15	auf KS-Anpassungskarte
4,8,16K	3-14, 4-13	im KS
32K	1-16	auf KS-Anpassungskarte


P4 Wiederstart: Brücke 7-10
kein Wiederstart: keine BrückeP5 Anwahl KS-Gleitkommarechenwerk
Anwahl KS : Brücke: 5-12
Anwahl GKR: Brücke: 6-11 (Adresse '160X)

* C = $\emptyset$ bei Stromversorgung 621 3 ($t_1 = 1,4$ ms)
C = 100 nF bei Stromversorgung 621 720 ($t_1 = 3$ msec)


Impulsdiagramm Netzausfallschutz




READ RESTORE ZYKLUS



CLEAR WRITE ZYKLUS





Leiterseite Bauelementseite

1A		1C	
ØV		1	ØV
ØV		2	ØV
+Z		3	+Z
+Z		4	+Z
ØV		5	ØV
+H		6	+H
-H		7	ST-H
ST+Z		8	ST+H
DØ8-		9	ISTN
DØ7-		10	Progr.&Pause-
DØ6-		11	Netz-
DØ5-		12	HLT-
DØ4-		13	NF-
DØ3-		14	STN-
DØ2-		15	NNA-
DØ1-		16	N-
DØØ-		17	STP-
MS1(4k)		18	SØØ-
DØ11-		19	T4ØØx
DØ12-		20	Busy CPU*
DØ16-		21	
DØØ8-		22	ØV
DØØØ-		23	ØV
DØØ4-		24	ØV
DØØ1-		25	ØV
DØØ5-		26	ØV
DØØ2-		27	ØV
DØØ7-		28	ØV
DØØ3-		29	ØV
DØØ6-		30	ØV
ØV		31	ØV
ØV		32	ØV

Leiterseite Bauelementseite

2A		2C	
ØV		1	ØV
ØV		2	ØV
RK		3	FE-
RP-		4	R-
MP-		5	OC-
DA-		6	PAOP-
RWL/BCL		7	UF v PROG
MB-		8	
MS1 (16k)		9	+T
A15-		10	+T
A14-		11	ØV
A13-		12	ØV
A12-		13	ØV
A11-		14	ØV
A1Ø-		15	ØV
AØ9-		16	ØV
AØ8-		17	ØV
AØ7-		18	ØV
AØ6-		19	ØV
AØ5-		20	ØV
AØ4-		21	ØV
AØ3-		22	ØV
AØ2-		23	ØV
AØ1-		24	ØV
AØØ-		25	ØV
-H		26	-H
+H		27	+H
ØV		28	ØV
+Z		29	+Z
+Z		30	+Z
ØV		31	ØV
ØV		32	ØV

CPU			Rangierleiterplatte			KS-Stecker 4k J2 621603500	
St 1	Platz	104	a		b	1	1
a		c	a		b	18	
1	1	1	1	1	1	20	D007 -
1	2	1	D006/15-	2	1	22	D006 -
+Z	3	+Z	D003 -	3	1	25	D005 -
+Z	4	+Z	D007 -	4	1	27	D004 -
1	5	1	D002 -	5	1	29	D003 -
+H	6	+H	D005/14-	6	1	32	D002 -
-H	7	ST-H	D001/10-	7	1	34	D001 -
ST+Z	8	ST+H	D004/13-	8	1	36	D000 -
D 08-	9	ISTN	D000/09-	9	1	38	+Z
D 07-	10	PP -	D008/17-	10	1	39	+Z
D 06-	11	Netz-	D016 -	11	BUSY CPU* x	40	1
D 05-	12	HLT -	D012 -	12	MS2 x	41	1
D 04-	13	NF -	D011 -	13	T400 x x	43	MS 1
D 03-	14	STN -	MS 1	14	S 00 -	46	MS2
D 02-	15	NNA -	D00/09 -	15	STP -	49	+Z
D 01-	16	N -	D01/10 -	16	N -	58	D08 -
D 00-	18	STP -	D02/11--	17	NNA -	60	D07 -
MS 1	18	S00 -	D03/12 -	18	STN -	62	D06 -
D011-	19	T400 x x	D04/13 -	19	NF -	65	D05 -
D012-	20	MS2 x	D05/14 -	20	HLT -	67	D04 -
D016-	21	BUSY CPU* x	D06/15 -	21	Netz -	69	D03 -
D008-	22	1	D07/16 -	22	PP -	72	D02 -
D000-	23	1	D08/17 -	23	ISTN	74	D01 -
D004-	23	1	ST+Z	24	ST+H	76	D00 -
D001-	25	1	-H	25	ST-H	78	+Z
D005-	26	1	+H	26	+H	79	+Z
D002-	27	1	1	27	1	80	1
D007-	28	1	+Z	28	+Z		
D003-	29	1	+Z	29	+Z		
D006-	30	1	1	30	1		
1	31	1					
1	32	1	x _{ab} CPU 621 602 E				
4kJ2 ist 1 auf 3;6;9;13;15;17;19;21;23;26;28;30;33;35;37; 4k							
Adapterkabel KS 4 K J2						01.06.08	

CPU			Rangierleiterplatte			KS-Stecker 8k/16k/J2	
St 1 Platz 104						U621605200	
a		c	a		b		
1	1	1	1	1	1	1	1
1	2	1	D006/15-	2	1	2	D006-
+Z	3	+Z	D003	- 3	1	3	D007-
+Z	4	+Z	D007	- 4	1	4	D005-
1	5	1	D002	- 5	1	5	D004-
+H	6	+H	D005/14-	6	1	6	D006-
-H	7	ST-H	D001/10-	7	1	7	D007-
ST+Z	8	ST+H	D004/13-	8	1	8	D005-
D008-	9	IST N	D000/09-	9	1	9	D004-
D007-	10	PP -	D008/17-	10	1	10	D003
D006-	11	Netz-	D016	- 11	BUSY CPU* x	11	D002-
D005-	12	HLT -	D012	- 12	MS2 x	12	36 +H
D004-	13	NF -	D011	- 13	T400	13	37 1
D003-	14	STN -	MS1	14	S00 -	14	38 -H
D002-	15	NNA -	D000/09 -	15	STP -	15	39 +Z
D001-	16	N -	D001/10 -	16	N -	16	40 1
D000-	17	STP -	D002/11 -	17	NNA -	17	41 1
MS1	18	S00 -	D003/12 -	18	STN -	18	42 D001-
D011-	19	T400 ^x x	D004/13 -	19	NF -	19	43 D000-
D012-	20	MS2- x	D005/14 -	20	HLT -	20	44 D008-
D016-	21	BUSYCPU ^x x	D006/15 -	21	Netz -	21	45 D17-
D008-	22	1	D007/16 -	22	PP -	22	46 D003-
D000-	23	1	D008/17 -	23	ISTN	23	47 D002-
D004-	24	1	ST+Z	24	ST+H	24	48 D001-
D001-	25	1	-H	25	ST-H	25	49 D000-
D005-	26	1	+H	26	+H	26	50 D008-
D002-	27	1	1	27	1	27	51 D017-
D007-	28	1	+Z	28	+Z	28	52 D16-
D003-	29	1	+Z	29	+Z	29	53 D016-
D006-	30	1	1	30	1	30	54 D015-
1	31	1	x CPU 621 602 E			55	D009-
1	32	1				56	D009-
8k/16k/J2 1st 1 auf 35;37;55;60;64; 65;66;67;68;						57	+H
						58	1
						59	-H
						60	+Z
						61	1
						62	
						63	

CPU			Rangierleiterplatte			KS-Stecker 8k/16k/J1	
St 2 Platz 204						U 621605100	
a		c	a		b	1	1
1	1	1	1	1	1	2	+Z
1	2	1	+Z	2	+Z	3	-H
RK-	3	FE-	+Z	3	+Z	4	1
RP-	4	R- x	1	4	1	5	+H
MP-	5	OC- x	+H	5	+H	27	+Z
DA-	6	PAOP- x	-H	6	+H	28	+Z
RWL/DC17	UFv PROG-x		A00-	7	1	29	+Z (MS2 KS2/SPE)
MB-	8	+T x	A01-	8	1	30	MS1 (+Z KS2/SPE)
MS1	9	+T x	A02-	9	1	31	BCL2 -
A15-	10	frei x	A03-	10	1	33	MB -
A14-	11	MS2 x	A04-	11	1	34	A13
A13-	12	1	A05-	12	1	35	BCL1 -
A12-	13	1	A06-	13	1	36	DA -
A11-	14	1	A07-	14	1	38	MP -
A10-	15	1	A08-	15	1	40	1
A09-	16	1	A09-	16	1	41	1
A08-	17	1	A10-	17	1	42	+Z
A07-	18	1	A11-	18	1	43	-H
A06-	19	1	A12-	19	1	44	1
A05-	20	1	A13-	20	1	45	+H
A04-	21	1	A14-	21	MS2 x	46	A08-
A03-	22	1	A15-	22	frei x	47	A07-
A02-	23	1	MS1	23	+T x	48	A06-
A01-	24	1	MB-	24	+T x	49	A11-
A00-	25	1	RWL/BCL-	25	UFv PROG*	50	A10-
-H	26	-H	DA-	26	PAOP- x	52	A09-
+H	27	+H	MP-	27	OC- x	53	A03-
1	28	1	RP-	28	R- x	55	A04-
+Z	29	+Z	RK-	29	FE-	56	A05-
+Z	30	+Z	1	30	1	58	A00-
1	31	1				59	A01-
1	32	1				61	A02-
			x _{ab} CPU 621 602 E			62	A12-
						65	+Z
						79	RP-
						80	1
						73	MS2 für SPE
						68/71	OC-
						70	PAOP-
						Parity intern	

8k/16k/J1 ist 1 auf 51;54;57;60;66;
67; 37;
Beim KS2 in SPE wird MS2 Punkt 73 nach
Punkt 29 verbunden.

73 MS2 für SPE
68/71 OC-
70 PAOP-
Parity intern

Programmierung		von P2	
Byte / Level	Brücken		
16	10	15-6	14-7
32	20	15-6	13-7
64	40	14-6	13-4
128	80	13-6	12-4
256	100	12-6	11-4
		10-7	9-5

P1 : Zuordnung CNP-Start


P3 : Zuordnung CNP-Ebene


P4 : Brücke nach Masse :


CNP-Start nicht zugelassen


P5 : Brücke 1 : Ebene 8 - 15 nicht zugelassen

Brücke 2 : 16 Ebenen











1 A			1 C	
+Z		1	+Z	
		2	FØ	
		3	F 1	
MSØØ -		4	F 2	
ANPØ5-		5	F 3	
INTE -		6		
		7		
		8		
ISTN		9		
		10	SØØ -	
		11	SØ1 -	
		12	SØ2 -	
		13	SØ3 -	
		14	SØ4 -	
		15	SØ5 -	
		16	SØ6 -	
		17	SØ7 -	
STN -		18	SØ8 -	
N		19	SØ9 -	
STP -		20	S1Ø -	
STPX -		21	S11 -	
STWD -		22	S12 -	
STC -		23	S13 -	
LEVEL1		24	S14 -	
LEVEL2		25	S15 -	
LEVEL4		26	DSLEVEL	
LEVEL8		27	ANF34 -	
ICL		28	MS35 -	
IN		29	ENG	
IP		30	D0 -	
IWD		31	GETLEVEL	
ØV		32	ØV	


1Ø3

2 A			2 C	
+Z		1	+Z	
		2	MØ4 -	
T2B		3	MØ5 -	
T2 -		4	MØ6 -	
T1		5	MØ7 -	
		6	MØ8 -	
UF v PROG		7	MØ9 -	
		8	M1Ø -	
		9	M11 -	
		10	LØØ -	
		11	LØ1 -	
		12	LØ2 -	
		13	LØ3 -	
		14	LØ4 -	
		15	LØ5 -	
		16	LØ6 -	
		17	LØ7 -	
		18	LØ8 -	
		19	LØ9 -	
		20	L1Ø -	
		21	L11 -	
		22	L12 -	
		23	L13 -	
		24	L14 -	
		25	L15 -	
		26		
SET LEVEL		27	LDNL -	
SETDISABLE		28		
RESDISABLE		29	PROG-	
RESETLEVEL		30	NL6	
ØV		31	ØV	
ØV		32	ØV	

2Ø3










Adresse 000.....0FF-[B4]- } Spannungsversorgung
 100.....1FF-[B1]- } von jeweils 1/2K über +ZB

000.....0FF-[B3]- } Spannungsversorgung
 100.....1FF-[B2]- } von jeweils 1/2K über +Z







A			C	
+Z		1		
+Z		2	WE-	
+ZB		3	UWACH	
CLOCK-		4	6-	
+ZB		5	7-	
		6	4-	
+H		7	5-	
		8	2-	
-H		9	3-	
		10	Ø-	
$\overline{T2}$		11	1-	
		12	S7	
		13	S6	
		14	S5	
		15	S4	
		16	S3	
		17	S2	
		18	S1	
		19	SØ	
		20	MØØ	
		21	MØ1	
		22	MØ2	
		23	MØ3	
		24	MØ4	
		25	MØ5	
		26	MØ6	
		27	MØ7	
MR11 **(*)		28	MR11 **(**)	
		29	M1Ø	
+ZB		30	MØ9	
ØV		31	MØ8	
ØV (St +ZB)		32	ØV	






A			C	
+Z		1	+Z	
		2		
CLOCK-		3		
		4		
DØ-		5		
		6		
FE-		7		
		8		
		9		
AØØ-		10		
AØ1-		11		
AØ2-		12		
AØ3-		13		
AØ4-		14		
AØ5-		15		
AØ6-		16		
AØ7-		17		
AØ8-		18		
AØ9-		19		
A1Ø-		20		
A11-		21		
A12-		22		
A13-		23		
A14-		24		
A15-		25		
		26		
RK		27		
		28		
STC-		29		
		30		
N-		31		
ØV		32	ØV	









RECHNER-GEHÄUSE

TYPE 621 622


KS-Einschub




TYPE 621 615



TYPE 621 611



TYPE 621 623



L bestimmt die Projektierung

102

Leiterseite

Bauelementseite



1A		1C	
+Z		1	+Z
		2	
		3	
		4	
		5	
		6	
		7	
		8	
D8-		9	NETZ *
D7-		10	SØØ-
D6-		11	SØ1-
D5-		12	SØ2-
D4-		13	SØ3-
D3-		14	SØ4-
D2-		15	SØ5-
D1-		16	SØ6-
DØ-		17	SØ7-
		18	SØ8-
N-		19	SØ9-
		20	S1Ø-
STPX-		21	S11-
STWD-		22	S12-
		23	S13-
LEVEL 1		24	S14-
LEVEL 2		25	S15-
LEVEL 4		26	
LEVEL 8		27	
		28	
		29	
		30	
ØV		31	ØV
ØV		32	ØV

202

Leiterseite

Bauelementseite

2A		2C	
+Z		1	+Z
BE-		2	GE-
FE-		3	
		4	
		5	
		6	
RK		7	
		8	MP
		9	
A15-		10	LØØ-
A14-		11	LØ1-
A13-		12	LØ2-
A12-		13	LØ3-
A11-		14	LØ4-
A1Ø-		15	LØ5-
AØ9-		16	LØ6-
AØ8-		17	LØ7-
AØ7-		18	LØ8-
AØ6-		19	LØ9-
AØ5-		20	L1Ø-
AØ4-		21	L11-
AØ3-		22	L12-
AØ2-		23	L13-
AØ1-		24	L14-
AØØ-		25	L15-
		26	
		27	
		28	
PROGR-		29	
		30	
ØV		31	ØV
ØV		32	ØV





Bezeichnung	$\frac{U}{V}$	U geger	$\frac{I_{nenn}}{A}$	$\frac{U_{Brumm}}{mV_{ss}}$	Ansprechschwelle Übersp. Schutz	Poti	Regel- verstärker f. Platz	Trafo	Bemerkung
+ Z ✓	+500	⊥ Z	20	5	6,6 - 7,0	+Z	B	2	Strombegrenzung mit "IZ" Poti auf 2) 5-22,5A einstellen
+ R	+12	⊥ Z	0,05	50	-	-	E	1	-
- R	-12	⊥ Z	0,05	50	-	-		1	-
+ B	+9,00	⊥ Z	2	50	-	B		2	-
+ Z _B	+5	⊥ Z	6	5	6,8 - 7,2	ZB		2	Strombegrenzung m. "IZB" Poti auf 7,5-8A einst.
+ H	+15,00	⊥ H	5,5	20	17,2-18,0	+H	D	1	-
- H	-15,00	⊥ H	0,75	20	17,2-18,0	-H	C	1	-


Mittels Poti "N" wird $\overline{NETZ}$ bei 198 V Netzspannung eingestellt




Bei einer Netzspannung 198 V muß der Ausgang $\overline{NETZ}$ ⊥-Impulse anzeigen.





Stecker am Regelbaustein








621 710 1












400

St.Nr.	Pol	Bezeichnung	Erklärung			
	a0	⊥				
	a9	⊥				
	a8	⊥				
	a7	⊥				
	a6	ST -H	Steuer-Leitung			
	a5	ST +H	Steuer-Leitung			
	a4	+Z				
	a3	+Z				
	a2	+Z				
	a1	+Z				
	b0					
	b9	+Z _B				
	b8	ST +Z	Steuer-Leitung			
	b7	-R				
	b6	+R				
	b5					
	b4	<u>Netz</u>				
	b3	-H				
	b2	⊥ H				
	b1	+H				



20pol DIN-
Stecker nach
DIN 41622

20 pol


○ m. Riegelwanne

○ m. Schirmwanne

○ m. Griffschutz

am Stecker 302/303
mit $\emptyset$ V verbunden

am Stecker 104-204
mit $\emptyset$ V verbunden

St.Nr.2	Pol	Bezeichnung	Erklärung		
	a6	$\frac{+}{-}$			
	a5	+B			
	a4	+Batterie	intern und extern		
	a3	⊥ Batterie	extern und Logikmasse		
	a2	220V-Trafo 1			
	a1	CV-Trafo 1 u. 2			
	b6	Aktivierung Batterie-Einschub			
	b5				
	b4				
	b3	110V-Trafo 2	Ausg. f. Lüfter		
	b2	220V-Trafo 2			
	b1	$\frac{+}{-}$			


12pol

⊗ m. Riegelwanne

○ m. Schirmwanne

○ m. Griffschutz

Pol		Bezeichnung	Erklärung		
ST.3	1	+ Batterie	extern		
	2	+ Batterie	extern		
	3	Aktivierung Batterie-Einschub			
	4	⊥ Batterie	extern		
	5	⊥ Batterie	extern		



Flanschdose B

5-polig

Anschluß für Batterie-Einschub



Reihe: A

Pol	Bezeichnung	Erklärung
1	-H Masse	vor Sicherung
2		
3		
4		
5		Ausgang
6		
7	+Z	Ausgang
8	+Z Ü-Sch	
9	+Z Z-Diode	
10		
11		
12		
13		
14		
15		
16	+H U _{EL}	ungeregelt
17		
18	+Z PIN 10	Regler
19		
20		
21		
22	-H PIN 10	Regler
23	+Z Basis	BC 141/16
24	+B	
25	+B	
26	-R U _{EL}	ungeregelt
27		
28		
29		
30		
31	+B	
32	+B	

Reihe: C


Pol	Bezeichnung	Erklärung
1	+H	vor Sicherung
2		
3		
4		
5		
6		
7	+H	Ausgang
8	+H Z-Diode	
9	+H Ü-Sch.	
10		
11	+H PIN 10	Regler
12	+H Basis	MS 3000
13	+Z _B Z-Diode	
14	+Z _B U-Sch	
15	+Z _B	Ausgang
16	-H Z-Diode	
17	-H U-Sch	
18	-H Masse	
19		
20		
21		
22	-H Basis	2 N 3055
23		
24	N Z-Diode	
25	N /+Z U _{EL}	ungeregelt
26		
27		
28		
29	-H U _{EL}	ungeregelt
30		
31		
32	+Z Hilfs-U _{EL}	

	Pol	Bezeichnung	Erklärung			
St.5	a0	Z ~	} parallel			
	b0	Z ~				
	c0	Z ~				
	a9	Z ~	} + Z unregelt			
	b9	Z ~				
	c9	Z ~				
	a8	Z ~	} parallel			
	b8	Z ~				
	c8	Z ~				
	a7	Z ~	} parallel			
	b7	Z ~				
	c7	Z ~				
	a6					
	b6					
	c6	-H ~				
	a5					
	b5					
	c5	-H ~				
	a4					
	b4					
	c4					
	a3					
	b3					
	c3					
	a2	R ~	} parallel			
	b2	+H ~				
	c2	+H ~				
	a1	R ~	} parallel			
	b1	+H ~				
	c1	+H ~				

DIN-Stecker
30pol

	Pol	Bezeichnung	Erklärung			
St.4	a0					
	b0	+Z _B				
	c0	+Z _B				
	a9					
	b9	+B				
	c9	+B				
	a8	<u>Netz</u>				
	b8	-R				
	c8	+R				
	a7	Aktivierung Batterie-Einschub				
	b7	-ST -H	Steuer-Ltg.			
	c7	-H				
	a6	⊥ ST +H	Steuer-Ltg.			
	b6	+H				
	c6	+H				
	a5	⊥ H				
	b5	⊥ H				
	c5	⊥ H				
	a4	⊥ Z				
	b4	⊥ Z				
	c4	⊥ Z				
	a3	⊥ Z				
	b3	⊥ Z				
	c3	⊥ Z				
	a2	ST +Z	Steuer-Ltg.			
	b2	+Z				
	c2	+Z				
	a1					
	b1	+Z				
	c1	+Z				

DIN-Stecker
30 pol



P1 mit Brücke für Hazeltine

P2

Buffer Full für Logabox
Start


P3


Lo
Logabox

TTY
DIS
Teleprint

P4


1 Sperrschritt
2 Sperrschritte







Leiterseite		Bauelementeseite	
1A		1C	
+Z		1	+Z
		2	
+12V		3	+12 V
		4	
-12 V		5	-12 V
		6	
		7	
$\overline{ID7}$		8	
		9	
$\overline{ID6}$		10	
$\overline{ID5}$		11	
		12	
$\overline{ID4}$		13	
$\overline{ID3}$		14	
		15	
$\overline{ID2}$		16	
$\overline{ID1}$		17	
$\overline{ID0}$		18	
		19	
$\overline{IA00}$		20	$\overline{IA00}$
		21	
		22	
		23	
		24	
IRK		25	IRK
		26	
$\overline{IN}$		27	$\overline{IN}$
		28	
$\overline{IFT}$		29	$\overline{IFT}$
$\overline{ISTTY}$		30	$\overline{ISTTY}$
$\overline{IRMTTY}$		31	$\overline{IRMTTY}$
$\perp$		32	$\perp$

Leiterseite		Bauelementeseite	
2A		2C	
+Z		1	+Z
		2	
$\overline{Z2}$		3	
$\overline{Z1}$		4	
		5	
		6	
DSR		7	
$\perp$		8	
		9	
		10	
		11	
Buffer Full		12	
		13	
		14	
		15	
		16	
		17	
$\overline{\text{Leser Ein}}$		18	
		19	
		20	
$\overline{\text{Start}}$		21	
		22	
		23	
		24	
		25	
		26	
		27	
		28	
		29	
		30	
		31	
$\perp$		32	$\perp$







ADR	BEDEUTUNG	LOG. BEZ.
1010	EINSCHREIBEN AUSGABEREG. FÜR LOCHER	ADR 1 & AGR
1010	ABFRAGE DATEN VOM LESER	ADR 1 & EGR
1011	EINSCHREIBEN STATUSWORT	ADR 2 & AGR
1011	ABFRAGEN STATUSWORT	ADR 2 & EGR




Leiterseite		Bauelementeseite	
1A		1C	
+Z		1	+Z
		2	$\overline{\text{IRM}}$
		3	
		4	
		5	
		6	
		7	
$\overline{\text{ID7}}$		8	
		9	
$\overline{\text{ID6}}$		10	
$\overline{\text{ID5}}$		11	
		12	
$\overline{\text{ID4}}$		13	
$\overline{\text{ID3}}$		14	
		15	
$\overline{\text{ID2}}$		16	
$\overline{\text{ID1}}$		17	
$\overline{\text{ID0}}$		18	
		19	
$\overline{\text{IA0}}$		20	$\overline{\text{IA0}}$
		21	
		22	
		23	
		24	
IRK		25	IRK
		26	
$\overline{\text{IN}}$		27	$\overline{\text{IN}}$
		28	
$\overline{\text{IFT}}$		29	$\overline{\text{IFT}}$
$\overline{\text{IS}}$		30	$\overline{\text{IS}}$
$\overline{\text{IRM}}$		31	$\overline{\text{IRM}}$
$\perp$		32	$\perp$




Leiterseite		Bauelementeseite	
2A		2C	
+Z		1	+Z
CH1		2	
CH2		3	
CH3		4	
CH4		5	
CH5		6	
CH6		7	
CH7		8	
CH8		9	
CH9		10	
SD		11	
PI		12	
PR		13	
		14	
		15	
		16	$\overline{\text{RCH1}}$
		17	$\overline{\text{RCH2}}$
		18	$\overline{\text{RCH3}}$
		19	$\overline{\text{RCH4}}$
		20	$\overline{\text{RCH5}}$
ERR		21	$\overline{\text{RCH6}}$
TL		22	$\overline{\text{RCH7}}$
		23	$\overline{\text{RCH8}}$
		24	REV
+6		25	FWD
		26	
		27	
		28	
		29	
		30	
		31	
$\perp$		32	$\perp$








Bedeutung Statuswort	
D0	READY
D1	IBUSY
D2	OBUSY
D3	LOCK
D4	Transfer Complete
D5	Write Protect
D6	Copy Initiate
D7	



ADR	Bedeutung
'1BX0	Bit 0...4 Sektor (nur setzbar)
'1BX1	Bit 5...7 Spurniederwertig
'1BX2	Bit 0...2 Spur höherwertig
'1BX3	Bit 3...6 Unit belegt
'1BX4	Statuswort setz- und abfragbar
'1BX5	Gerätezustand (nur abfragbar)
'1BX6	Bit 0 Unit nicht READY
'1BX7	Bit 1 CRC Error
'1BX8	Bit 2 Unit Write Protect
'1BX9	Datenregister / setz- und abfragbar



Leiterseite		Bauelementeseite	
1A		1C	
+Z		1	+Z
$\overline{\text{IRM}}$		2	
		3	
		4	
		5	
		6	
		7	
$\overline{\text{ID7}}$		8	
		9	
$\overline{\text{ID6}}$		10	
$\overline{\text{ID5}}$		11	
		12	
$\overline{\text{ID4}}$		13	
$\overline{\text{ID3}}$		14	
		15	
$\overline{\text{ID2}}$		16	
$\overline{\text{ID1}}$		17	
$\overline{\text{ID0}}$		18	
		19	
$\overline{\text{IA0}}$		20	$\overline{\text{IA0}}$
$\overline{\text{IA1}}$		21	$\overline{\text{IA1}}$
		22	
$\overline{\text{IA2}}$		23	$\overline{\text{IA2}}$
		24	
IRK		25	IRK
		26	
$\overline{\text{IN}}$		27	$\overline{\text{IN}}$
		28	
$\overline{\text{IFT}}$		29	$\overline{\text{IFT}}$
$\overline{\text{IS}}$		30	$\overline{\text{IS}}$
$\overline{\text{IRM}}$		31	$\overline{\text{IRM}}$
$\perp$		32	$\perp$

Leiterseite		Bauelementeseite	
2A		2C	
+Z		1	+Z
READ DATA		2	TRACK 32
$\perp$		3	TRACK 16
BUSY		4	$\perp$
$\perp$		5	TRACK 8
Unit Ready		6	TRACK 4
$\perp$		7	$\perp$
UWP		8	TRACK 2
$\perp$		9	TRACK 1
CRC		10	$\perp$
$\perp$		11	WRITE PROTECT
WRITE STROBE		12	US1
$\perp$		13	US2
WRITE DATA		14	US4
$\perp$		15	US8
Read Initiate		16	$\perp$
$\perp$		17	Sektor A
Read Strobe		18	Sektor B
$\perp$		19	Sektor C
2,5 MHz		20	Sektor D
$\perp$		21	Sektor E
Copy Initiate		22	$\perp$
$\perp$		23	Transfer complete
		24	$\perp$
$\perp$		25	Load ADR
		26	
		27	
		28	
		29	
		30	
		31	
$\perp$		32	$\perp$

Potentialtabelle MINCAL 621

Die Potentialtabelle ist eine Auflistung aller JC-Plätze und der JC-Anschlüsse sowie aller Steckerpunkte auf der CPU, im folgenden Positionen genannt.

Zu jeder Position ist die Blatt-Nr. des Stromlaufplans aufgeführt.

Jede Position ist mit einem Namen versehen.

Nicht benannte Positionen sind frei bzw. sind mit der Betriebsspannung +Z oder Masse belegt.

Das Balkenkreuz vor einem Namen kennzeichnet Signalquellpunkte z.B. $\neq$ ALUB

Ein Strich hinter dem Namen definiert das Signal im Betriebszustand mit Masse z.B. AØ4-

Signal mit einem Punkt und einer Nr. sind im Stromlaufplan nicht mit diesem Namen erwähnt, sind aber direkt oder indirekt mit der Erzeugung des bezeichneten Potentialnamens in Zusammenhang zu bringen z.B. M13.1

Die Potentialtabelle besteht aus zwei Teilen gleichen Inhalts.

Potential-Liste Seite 01.16.02

Teil I: Potentialkatalog
Auflistung der Potentiale Seite 01.16.04

Teil II: Platzkatalog
Auflistung der Positionen Seite 01.16.12

Signal table of MINCAL 621

The table is a list of all the signal names and their associated IC and connector points in the CPU.

Sheets 02/03 list the signal names with the diagram numbers on which they are generated and a description of their function in the CPU.

Sheets 04-11 list the signal names in alphabetical order with all their respective connection points in the CPU.

Sheets 12 -20 list the IC and connector points in alphanumerical order with the respective signal name connected to the point.

The following is an explanation of the symbols and terminology used in this listing.

Every position has a signal name, and any free position is connected to +Z or 0 V.

The mark ($\neq$) before a signal name indicates this point is a source of the signal.

The dash (-) following a signal name indicates that the active level is 0 V, otherwise it is TTL high.

A signal name followed by a point and a number is not mentioned on the circuit diagram, but indicates a source ($\neq$) and any points to which it is connected.

eg. F 15.04	$\neq$ M 13.1 (Source)	
L 03.08	M 13.1	} goes to these points
A 14.02	M 13.1	

The circuit diagram numbers are listed in the table under "Schaltblatt" and can be found on the circuit diagram in the bottom right hand corner, indicated so - eg. Bl. No. 10.

Contents:

Signal Names list, with description	Page 01.16.02
Signal Name index, with pin locations	Page 01.16.04
Locations index, with respective Signal Name.	Page 01.16.12

Signalname	Quell- punkt	Bedeutung	Description
+ Z		Spannungsversorgung + 5 V	+ Vcc
0 V		Masse	Logic ground
1 - 7	9	F-Kanal-Anschluß zur Bedienungskonsole	F Channel 8 bit data display to the console
- 7	9	F-Kanal-Anschluß für RAM-Baustein	F Channel 8 bit data input to the RAM
>4k	8	Adresse ist größer 4k	Address > 4k
A 00 - A 15	8	Adreßleitungen zum BUS	16 bit address BUS-Universal
A = B	6	Ergebnis Ausgang ALU	A = B Signal from the ALU
ALU A 0 - ALU A7	6	ALU-Anschluß A-Kanal	8 bit A Channel input to the ALU
ALU B 0 - ALU B7	6	ALU-Anschluß B-Kanal	8 bit B Channel input to the ALU
ANF 05	Niv	Vorbereitungssignal MS 05	Force jump to MStep 05
ANF 34	Niv	Vorbereitungssignal MS 34	" " " " 34
B 0 - B 7	3	Datenausgang B-Register	8 bit B-Register output
BA	8	B-Register adreßgebend	B-Register on M Channel
BCP	8	Freigabe Adreßkanal zum BUS	Address BUS enabled
BE	1	Belegt-Signal für BUS	BUS in use control signal
Bootstrap	Bed	Bootstraptaste eingelegt	Hardware-Bootstrap selected on console
BusyCPU	1	Steuersignal für BUS-Belegung	Control signal, indicates BUS busy
Count down NP & T2	3	Zählimpuls für P-Register	Count P-Register down by 1
Count up P & T2	3	Zählimpuls für P-Register	Count P-Register up by 1
CR 5	Bed	ROM 05 erzeugt über Bedienungskonsole	Forces ROM 05 under console control
CR 6	Bed	ROM 06 erzeugt über Bedienungskonsole	" ROM 06 " " "
CR 7	Bed	ROM 07 " " "	" ROM 07 " " "
CR 10	Bed	ROM 10 " " Q-Register-Inhalt	" ROM 10 " Q-Register control
CR 15	Bed	ROM 15 " " Bedienungskonsole	" ROM 15 " console control
CR 17	Bed	ROM 17 " " "	" ROM 17 " " "
C 0 - C 4	Spl	Ausgang C-Register	5 bit "C"-Register output
ck	1	Taktsignal vom Oszillator 10 MHz	Computer clock 10 MHz
CM	Bed	Zählimpuls für M-Register	Count M-Register under console control
CN + 8	6	Übertragsausgang der ALU	Carry out from the ALU
CN	6	Übertragseingang der ALU	Carry in for the ALU
Count up	6	Steuersignal für Zählengang NL und ML-Register	Count NL & ML up by 1
Count down	6	" " " " " "	Count NL & ML down by 1
D 0 - D 7	9	Daten-Ein/Ausgang für BUS	BI-Direction universal data BUS
DoF	10	Steuersignal für DO-Befehle	Control signal for DO-instruction
DS LEVEL	8	Durchschaltung der Level	Control signal connect L-Register on M Channel
DUE	10	Steuersignal für DO-Befehle mit Übertragsverabtg.	Control signal for DO-instruction with LINK effective
END	Spl	Steuersignal für Befehlsende	Control signal for instruction end
F 0 - F 7	6	Datenausgänge der ALU	F Channel 8 bit output of the ALU
FE	BUS	Rückmeldesignal für BUS-Belegung (fertig)	BUS control signal indicating transfer completed
FEIN	1	Rückmeldesignal für BUS-Belegung intern	internal FE
GE	BUS	Aktives Element wünscht BUS zu belegen (gewünscht)	BUS signal to enable an active element to demand the BUS
GET LEVEL	11	Abfragesignal der Level-Information	Control signal for GL instruction
GO	Bed	Signal von der GO-Taste der Bed.-Konsole	Signal from the GO-switch on console
HLT	Bed	Signal von der HLT-Taste der Bed.-Konsole	Signal from the HALT-switch on console
ICL	Niv	Identifizierung Clock-Start	CNP real time clock interrupt
IFT	8	Einschreibtakt für Interface-Schaltungen	Interface clock
IN	7	Identifizierung Netzausfall-Start	CNP mains fail interrupt
IE	10	Steuersignal für DO-Befehl mit Inkrement Operant	Control signal for DO-instruction with M + 1
Ir	Niv	Identifizierung Parity-Start	CNP parity fail interrupt
IREG	10	Steuersignal für DO-Befehl mit Inkrement Register	Control signal for DO-instruction with REG + 1
IRMLL	8	Interface-Rückmeldung für Locher/Leser	Read/punch ready set program level
IRMTTY	8	Interface-Rückmeldung für Teletype	Teletype ready, set program level
ISLL	8	Interface-Selektion für Locher/Leser	Read/punch interface addressed
ISTTY	8	Interface-Selektion für Teletype	Teletype interface addressed
IWD	Niv	Identifizierung Watchdog-Start	CNP watchdog interrupt
LDNL	Niv	Lade N-Register linke Seite	Load NL
Level 1 - Level 8	Niv	Level-Information 1 - 8	4 bit BCD level information
LOAD Q	11	Ladepotential für Q-Register	Enable load Q-Register
LOAD B	11	" " B-Register	" " B- "
LOAD D	11	" " D-Register	" " D- "
LOAD ML	11	" " M-Register links	" " most significant 8 bits of M
LOAD MR	11	" " M-Register rechts	" " least " " " M
LOAD NL	11	" " N-Register links	" " most " " " N
LOAD NR	11	" " N-Register rechts	" " least " " " N
LOAD P	11	" " P-Register	" " P-Register
LSAD 1	1	Steuersignal für Übernahme N-Reg.links nach M-Reg. links	Control signal to load ML from NL
M 00 - M 15	8	M-Kanal = Adreßkanal intern	M BUS 16 bit internal address BUS
M A	8	M-Register adreßgebend	M Register on M Channel
MARK	Spl	Steuersignal für MS-Zähler	Control signal for μ program jumps
0 - ML 7	4	Inhalt M-Register links	Most significant 8 bits of M Register
MR 0 - MR 7	4	Inhalt M-Register rechts	Least " 8 bits of M "
MR 11 *	8	Anwahlleitung für RAM-Baustein	Selects RAM card
MS 00 - MS 37	10	Mikroschritt 00 bis 37	Current μ program step
N	Bed	Nullstellung allgemein	Clear switch on console

Signalname	Quell- punkt	Bedeutung	Description
NA	8	N-Register adreßgebend	N Register on M Channel
NBM	1	Nullstellung B-Register, M-Register	Clear B & M Registers
IA	1	Nullstellung allgemein	Clear the control Registers, N, A, Q etc.
IP	1	Nullstellung P-Register	Clear P Register
NL 0 - NL 7	5	Inhalt N-Register links	Most significant 8 bits of N Register
NR 0 - NR 7	5	Inhalt N-Register rechts	Least " 8 bits of N Register
P 0 - P 7	3	Inhalt P-Register	8 bit P Register output
PA	8	P-Register ist adreßgebend	P-Register on M Channel
PAUSE	1	Rechner in Pause-Stellung	Computer in pause mode
PROGR	Niv	Rechner ist im Programmlauf	Computer in program mode
Q 0 - Q 7	10	Inhalt Q-Register	Q-Register 8 bit output
R 25	11	Gesteuertes Signal ROM 25 für Branch-Befehle	Control signal ROM 25 for branch instructions
RK	9	Richtungskennzeichen für BUS-Steuerung	Signal indicating direction of data transfer
RL	2	Übertragungssignal für A-Register (Shift links)	Shift left A-Register
RR	2	" " " (Shift rechts)	Shift right A-Register
ROM 00 - ROM 27	11	CPU-Steuersignale aus dem ROM-Speicher	24 bit μ program word
S 0 - S 7	9	Dateneingang für das A-Register	8 bit data input to the A-Register
SLI	2	Übertragungssignal für A-Register (intern 1 Byte)	Overflow signal for shift left
SLUE	2	" " " (Mehrbyte)	Shift left open control signal for multi byte
SWITCH 0 - SWITCH 7	Bed	Dateneingang des Switch-Registers über Bed.Kons.	8 bit switch register on the console
SWML	Bed	Setzimpuls M-Register links	Console-enable display/load M-Reg. left
SWMR	Bed	" " rechts	" " " " right
SWNL	Bed	" N-Register links	" " " N-Reg. left
SWNR	Bed	" " rechts	" " " " right
SYN	1	Synchronsignal für BUS-Steuerung	Synchronization signal for BUS operations
"	1	Taktimpuls 1	Clock inputs fetch cycle
"	1	Taktring Stellung 1	Clock position 1
T 2	1	Taktimpuls 2	Clock inputs execute cycle
T 200	1	Taktring Stellung 2	Clock position 2
T 400	1	" " 4	Clock position 4
TA	2	Einschreibtakt für A-Register	CLK for "A"-Register
SPRUNG	10	Steuersignal für MS-Zähler	Control signal for program jumps

Zeichenerklärung:

Bed	Quellpunkt liegt auf der Bedienungskonsole
BUS	" " " " BUS-Anschlußkarte
Niv	" " " " Level-Logik
SpL	" " " " Schritt-Sprung-Logik

Alle übrigen Quellpunkte liegen auf der CPU. Die Zahlen stehen in Klammern links vor der Seitennummerierung.

PLATZ	SCHALTBLATT	POTENTIAL	PLATZ	SCHALTBLATT	POTENTIAL	PLATZ	SCHALTBLATT	POTENTIAL	PLATZ	SCHALTBLATT	POTENTIAL
101A14	09	D3-	F04.04	10	DREG.5	L14.06	05	F3	F06.13	01	FEIN-
102A14	09	D3-	F03.05	10	DREG.6	L15.06	03	F3	F06.12	01	FEIN-
104A14	09	D3-	F03.12	10	DREG.6	103C05	09	F3	F05.12	01	#FEIN-
E11.01	09	D4-	I16.06	08	#DSLEVEL	E03.09	10	F3	F06.05	01	GE-
100A13	09	D4-	103C26	08	DSLEVEL	K10.15	03	F4	202C02	01	GE-
101A13	09	D4-	I16.02	08	DSLEVEL.1	K11.03	04	F4	F06.10	01	GE-
102A13	09	D4-	I16.08	08	#DSLEVEL.1	K12.15	04	F4	M08.03	11	#GETLEVEL
104A13	09	D4-	I16.13	08	DSLEVEL.1	F04.15	10	F4	103C31	11	GETLEVEL
F16.11	09	#D4-	I16.03	08	DSLEVEL.2	F10.09	09	F4	A16.09	01	GO-
E11.12	09	D5-	I16.12	08	#DSLEVEL.2	E03.15	10	F4	300A21	01	GO-
E16.06	09	#D5-	L09.05	06	DUE	L10.03	03	F4	M05.13	01	HLT-
100A11	09	D5-	M06.03	10	DUE	L11.03	05	F4	104C12	01	HLT-
101A11	09	D5-	F07.13	02	DUE	L12.15	05	F4	300A14	01	HLT-
102A12	09	D5-	I06.13	06	DUE-	L13.09	05	F4	H11.13	07	ICL
104A12	09	D5-	M06.02	10	#DUE-	M08.09	06	#F4	103A28	07	ICL
E16.11	09	#D6-	L04.08	10	DUE.1	F04.01	10	F5	E05.12	08	#IFT-
E11.04	09	D6-	M05.09	10	DUE.1	K10.01	03	F5	100A29	08	IFT-
100A10	09	D6-	M06.09	10	DUE.1	K11.04	04	F5	100C29	08	IFT-
101A10	09	D6-	M06.12	10	DUE.1	K12.01	04	F5	101A29	08	IFT-
102A11	09	D6-	L06.09	10	END	E03.17	10	F5	101C29	08	IFT-
104A11	09	D6-	105A24	10	END	L10.04	03	F5	H10.13	07	IN
F16.03	09	#D7-	M05.02	01	END-	L11.04	05	F5	103A29	07	IN
E11.09	09	D7-	E10.03	09	F0	M08.10	06	#F5	M06.05	10	#IOPE
100A08	09	D7-	E03.03	10	F0	F10.11	09	F5	M07.09	04	IOPE
101A08	09	D7-	G08.09	06	#F0	K10.10	03	F6	G11.13	07	IP
102A10	09	D7-	K13.15	04	F0	F10.13	09	F6	103A30	07	IP
104A10	09	D7-	K14.03	04	F0	K11.05	04	F6	L05.04	10	IREG-
L04.12	10	#D0-	K15.15	03	F0	K12.10	04	F6	M05.06	10	IREG-
L06.11	10	D0-	L13.15	05	F0	L10.05	03	F6	M05.09	03	IREG-
L04.13	10	#D0.1-	L14.03	05	F0	L11.05	05	F6	L05.06	10	#IREG-VDOF
L05.03	10	#D0.1-	L15.03	03	F0	E03.19	10	F6	M16.03	03	IREG-VDOF-
L05.05	10	D0F	103C02	09	F0	H08.11	06	#F6	100A31	08	IRML-
L06.05	10	D0F	F03.15	10	F0	F04.10	10	F6	100C31	08	IRML-
M05.03	10	D0F	E10.05	09	F1	H08.13	06	#F7	101A31	08	IRMTTY-
M05.04	10	D0F	G08.10	06	#F1	E03.21	10	F7	101C31	08	IRMTTY-
M05.11	10	D0F	K14.04	04	F1	K10.09	03	F7	A07.05	08	ISLL-
M06.11	10	D0F	K15.01	03	F1	K11.06	04	F7	A07.03	08	ISLL-
M08.10	10	D0F	F03.01	10	F1	K12.09	04	F7	100A30	08	ISLL-
105A23	10	D0F	L13.01	05	F1	L10.06	03	F7	100C30	08	ISLL-
L05.02	10	D0F-	L13.01	05	F1	L11.06	05	F7	C07.04	08	#ISLL.1-
L06.02	10	D0F-	L15.04	03	F1	L12.09	05	F7	B07.12	08	#ISLL.1-
M05.02	10	#D0F-	103C03	09	F1	F10.05	09	F7	A07.12	08	#ISLL.1-
105A17	10	D0F-	E03.05	10	F1	F04.09	10	F7	C07.06	08	#ISLL.1-
M05.08	10	#D0F.1	K13.10	04	F2	A07.08	09	#FE-	C07.10	08	#ISLL.1-
M05.12	10	D0F.1	K14.05	04	F2	E06.05	01	FE-	B07.04	08	#ISLL.1-
L05.10	10	D0F.2	G08.11	06	#F2	202A03	01	FE-	B07.10	08	#ISLL.1-
L05.11	10	#D0F.2	K15.10	03	F2	204C03	01	FE-	B07.06	08	#ISLL.1-
L05.13	10	D0F.3	F03.10	10	F2	301A07	01	FE-	B07.08	08	#ISLL.1-
F04.13	10	#D0F.4	L13.10	05	F2	K02.03	01	#FE-VI400*-	B07.02	08	#ISLL.1-
L04.09	10	DREG.1	L14.05	05	F2	K02.12	01	FE-VI400*-	D07.01	08	#ISLL.1-
L05.09	10	DREG.1	L15.05	03	F2	E05.02	08	FE-VI400*-	C07.12	08	#ISLL.1-
L06.12	10	#DREG.1	103C04	09	F2	A07.10	08	FE-VI400*-	D07.02	08	#ISLL.1-
F03.11	10	DREG.1	F10.01	09	F2	A07.09	08	FE.1-	D07.02	08	#ISLL.1-
F04.11	10	DREG.1	E03.07	10	F2	D07.08	08	FE.1-	A07.13	08	ISLL.2-
F04.05	10	DREG.2	F10.03	09	F2	D07.09	08	FE.2-	A07.02	08	ISLL.2-
F04.12	10	DREG.2	K13.09	04	F3	D07.06	08	FE.2-	A07.01	08	ISLL.3-
L06.03	10	DREG.3	K14.06	04	F3	D07.05	08	FE.3-	101A30	08	ISTTY-
F03.04	10	#DREG.4	K15.09	03	F3	E05.13	08	FE.3-	101C30	08	ISTTY-
L06.06	10	#DREG.4	F03.09	10	F3	A07.06	08	#FE.3-	A07.11	08	ISTTY-
F03.13	10	#DREG.5	G08.13	06	#F3	E05.09	01	FEIN-	A07.04	08	ISTTY-

PLATZ	IALTBLATT	POTENTIAL	PLATZ	SCHAL	ATT	POTENTIAL	PLATZ	SCHALTBLA	POTENTIAL	PLATZ	SCHALTBLATT	POTENTIAL
103A31	07	IWD	F15.03	08	M01-	203C04	08	M09-	114.02	08	MR0	
G10.13	07	IWD	302C21	08	M01-	302C30	08	M09-	H15.01	07	MR0	
L07.07	11	IWD	303C21	08	M01-	303C30	08	M09-	K14.14	04	MR0	
M15.12	05	L0ADP-	I14.04	08	M01.1	E14.10	08	M10	K14.13	04	MR1	
203C27	05	L0ADP-	I15.04	08	M01.1	E15.06	08	M10	G15.01	07	MR1	
M13.12	05	L0ADP-	E15.08	08	M02	E15.05	08	M10-	I14.05	08	MR1	
M13.10	05	L0ADP-	E13.10	08	M02	203C03	08	M10-	H12.08	08	MR11*	
H15.13	07	LEVEL1	E15.09	08	M02-	I13.12	08	M10-	303C28	08	MR11*	
103A24	07	LEVEL1	302C22	08	M02-	302C29	08	M10-	H13.08	08	MR11*	
G15.13	07	LEVEL2	303C22	08	M02-	303C29	08	M10-	302C28	08	MR11**	
103A25	07	LEVEL2	I14.12	08	M02.1	E10.12	08	M11	H12.06	08	MR11**	
G14.13	07	LEVEL4	I15.12	08	M02.1	E10.13	08	M11-	H12.09	08	MR11**	
103A26	07	LEVEL4	E13.13	08	M03	E14.13	08	M11-	G14.01	07	MR2	
H14.13	07	LEVEL8	E15.12	08	M03	H13.10	08	M11-	K14.12	04	MR2	
103A27	07	LEVEL8	E15.13	08	M03-	203C02	08	M11-	I14.11	08	MR2	
K08.01	11	L0AD 1	302C23	08	M03-	H12.10	08	M11-	I14.14	08	MR3	
L07.15	11	L0AD 1	303C23	08	M03-	I13.13	08	M11-	K14.11	04	MR3	
K08.02	11	L0AD 2	I14.13	08	M03.1	E13.01	08	M12.1	H14.01	07	MR3	
L07.14	11	L0AD 2	I15.13	08	M03.1	I12.03	08	M12.1	K11.14	04	MR4	
K08.03	11	L0AD 3	E14.01	08	M04	H13.05	08	M12.1	H10.01	07	MR4	
L07.13	11	L0AD 3	E15.02	08	M04	E13.04	08	M13.1	I11.02	08	MR4	
L07.01	11	L0ADB-	E15.01	08	M04	H13.04	08	M13.1	K11.13	04	MR5	
L10.09	03	L0ADB-	I11.03	08	M04-	I12.04	08	M13.1	I11.05	08	MR5	
L15.09	03	L0ADB-	I10.03	08	M04-	F13.01	08	M14.1	G10.01	07	MR5	
L04.02	10	L0ADD	203C09	08	M04-	H13.02	08	M14.1	G11.01	07	MR6	
L06.13	10	L0ADD	302C24	08	M04-	I12.12	08	M14.1	K11.12	04	MR6	
M05.01	10	L0ADD	303C24	08	M04-	H13.01	08	M15.1	I11.11	08	MR6	
L04.01	10	L0ADD-	E15.10	08	M05	F13.04	08	M15.1	K11.11	04	MR7	
L05.01	10	L0ADD-	E14.04	08	M05	I12.13	08	M15.1	H11.01	07	MR7	
L07.09	11	L0ADD-	E15.11	08	M05-	I12.09	08	MA-	I11.14	08	MR7	
L07.03	11	L0ADNL-	I11.04	08	M05-	I16.09	08	MA-	K11.07	04	MREG.1	
M07.04	04	L0ADNL-	I10.04	08	M05-	K16.04	08	MA-	K11.10	04	MREG.1	
300013	04	L0ADNL-	203C08	08	M05-	L02.11	04	MA-	K14.15	04	MREG.1	
L07.04	11	L0ADNR-	302C25	08	M05-	I11.09	08	MA-	K13.05	04	MREG.10	
M15.01	04	L0ADNR-	303C25	08	M05-	I13.09	08	MA-	M12.06	04	MREG.10	
L07.05	11	L0ADNR-	F15.02	08	M06	I14.09	08	MA-	K12.08	04	MREG.10	
M07.01	05	L0ADNL-	F14.01	08	M06	205A14	10	MARK-	M13.06	04	MREG.11	
L07.06	11	L0ADNR-	F15.01	08	M06-	I13.02	08	ML0	K13.04	04	MREG.11	
M15.10	05	L0ADNR-	I11.12	08	M06-	H15.02	07	ML0	M13.06	04	MREG.11	
L07.02	11	L0ADP-	203C07	08	M06-	K13.03	04	ML0	K11.15	04	MREG.12	
I09.09	03	L0ADP-	302C26	08	M06-	I15.02	07	ML1	M12.05	04	MREG.12	
F05.05	10	L0ADQ	302C26	08	M06-	G15.02	07	ML1	K12.04	04	MREG.12	
L05.12	10	L0ADQ	F15.10	08	M07	I13.05	08	ML1	K13.13	04	MREG.13	
E12.06	01	LSAD1	F14.04	08	M07	G14.02	07	ML1	K12.05	04	MREG.13	
K05.09	11	LSAD1	I10.13	08	M07-	K13.06	04	ML2	K13.12	04	MREG.14	
K05.10	11	LSAD1	F15.11	08	M07-	I13.11	08	ML2	K12.11	04	MREG.14	
M09.03	11	LSAD1	I11.13	08	M07-	K13.07	04	ML2	K13.11	04	MREG.15	
D07.13	11	LSAD1	203C06	08	M07-	H14.02	07	ML3	L08.06	04	MREG.15	
D07.11	11	LSAD1	302C27	08	M07-	I13.14	08	ML3	L08.08	04	MREG.15	
E12.05	01	LSADIM	303C27	08	M07-	K12.03	04	ML4	M07.06	04	MREG.16	
K05.04	04	LSADIM	F15.06	08	M08	H10.02	07	ML4	L08.04	04	MREG.16	
I02.13	01	LSADIM	F15.05	08	M08-	I12.02	08	ML4	L08.05	04	MREG.16	
F15.08	08	M00	F14.10	08	M08-	K12.02	04	ML5	M07.06	04	MREG.17	
F13.10	08	M00	203C05	08	M08-	I12.05	08	ML5	L08.04	04	MREG.17	
302C20	08	M00-	I13.03	08	M08-	I12.11	08	ML6	L08.09	04	MREG.18	
303C20	08	M00-	302C31	08	M08-	G11.02	07	ML6	K14.07	04	MREG.18	
I14.03	08	M00.1	F15.12	08	M09	K12.06	04	ML6	K14.10	04	MREG.19	
I15.03	08	M00.1	F15.13	08	M09	K12.07	04	ML7	L03.11	04	MREG.2	
F15.04	08	M01	I13.04	08	M09-	H11.02	07	ML7	K12.14	04	MREG.2	
F13.13	08	M01			M09-	I12.14	08	ML7	K13.14	04	MREG.21	

H06.02	06	COUNTDOWN.1	H11.03	07	P7	H15.03	07	P0	I04.05	01	NBM.2-
H06.03	06	CUP	H11.04	07	B7	H15.04	07	B0	I04.06	01	NBM-
H06.04	06	COUNTUP.1	H11.05	07	#ALUB7	H15.05	07	#ALUB0	I04.07		
H06.05	06	CN+8-	H11.06			H15.06			I04.08	11	ROM22-
H06.06	06	MS05-	H11.07	07	0V	H15.07	07	0V	I04.09	11	#ROM22
H06.08	11	Q2	H11.08			H15.08			I04.10	01	#T400*
H06.09	11	ROM23-	H11.09	07	ROM7-	H15.09	07	ROM7-	I04.11	01	T400-
H06.10	11	#ROM3.2-	H11.10	07	ROM6-	H15.10	07	ROM6-	I04.12	01	#NP-
H06.11	06	ALU.7	H11.11	07	ROM5-	H15.11	07	ROM5-	I04.13	01	NP.4-
H06.12	06	ALU.8	H11.12	07	SWITCH7	H15.12	07	SWITCH0	I04.14		
H06.13	06	#ALU.5	H11.13	07	ICL	H15.13	07	LEVEL1	I05.01	01	#WE.2-
H07.01	02	SRUE	H11.14	07	NR7	H15.14	07	NR0	I05.02	01	>K
H07.02	02	ALUA0	H11.15	07	NL7	H15.15	07	NL0	I05.03	01	WE.3-
H07.03	02	#UEFF.1	H11.16			H15.16			I05.04	01	#T100.2
H07.04	11	MS27-	H12.01			H16.01			I05.05	01	SYN-
H07.05	11	ROM3.2-	H12.02			H16.02			I05.06	01	CLOCK-
H07.06	11	#ROM3-	H12.03			H16.03			I05.07		
H07.08	11	#ROM3-	H12.04	08	+Z	H16.04	08		I05.08	01	BUSYCPU.2
H07.09	11	Q3	H12.05	08	>K	H16.05	08		I05.09	01	BUSYCPU.5
H07.10	11	ROM3.3-	H12.06	08	#MR11*.1	H16.06	08		I05.10	01	BUSYCPU
H07.11	02	#UEFF.1	H12.07	08		H16.07	08	#BUSYCPU*	I05.11	01	BUSYCPU
H07.12	02	ALUA7	H12.08	08	#MR11*	H16.08	01	BE*-	I05.12	01	BUSYCPU.4
H07.13	02	SLUE	H12.09	08	MR11*.1	H16.09	01	BUSYCPU.1	I05.13	01	#BUSYCPU.5
H08.01	06	ALUB4	H12.10	08	M11-	H16.10	01		I05.14		
H08.02	06	ALUA4	H12.11			H16.11			I06.01	06	MS20-27-
H08.03	06	ROM14-	H12.12			H16.12			I06.02	06	CN+8-
H08.04	06	ROM15-	H12.13			H16.13			I06.03	06	CN+8-
H08.05	06	ROM16-	H12.14			H16.14			I06.04	06	CUP
H08.06	06	ROM17-	H13.01	08	M15.1	I02.01	01	#T2.1	I06.05	06	ALUA7
H08.07	06	ALU.1	H13.02	08	M14.1	I02.02	01	T400.1	I06.06	06	#COUNTUP.2
H08.08	06	ROM13-	H13.03	08	#BCP.2-	I02.03	01	T2*-	I06.07		
H08.09	06	#F4	H13.04	08	M13.1	I02.04	01	#WE.1-	I06.08	11	#ROM3.3-
H08.10	06	#F5	H13.05	08	M12.1	I02.05	01	T400-	I06.09	11	MS20-
H08.11	06	#F6	H13.06	08	#BCP.3-	I02.06	01	T200-	I06.10	11	Q1
H08.12	06	0V	H13.07			I02.07			I06.11	11	Q2
H08.13	06	#F7	H13.08	08	#MR11**	I02.08	11	T1-	I06.12	06	ALU.7
H08.14	06	A=B	H13.09	08	>K	I02.09	11	ROM22-	I06.13	06	DUE-
H08.16	06	#CN+8-	H13.10	08	M11-	I02.10	11	#CON.1	I06.14		
H08.18	06	ALUB7	H13.11			I02.11	01	MS02-	I07.01	02	ROM21
H08.19	06	ALUA7	H13.12			I02.12	01	T400	I07.02	02	T2A
H08.20	06	ALUB6	H13.13			I02.13	01	#LSADIM	I07.03	02	#TFF-
H08.21	06	ALUA6	H13.14			I02.14			I07.04	01	ROM22-
H08.22	06	ALUB5	H14.01	07	MR3	I03.01	01	T1.1	I07.05	01	ROM0-
H08.23	06	ALUA5	H14.02	07	ML3	I03.02	01	T1.1	I07.06	01	#T200.2
H10.01	07	MR4	H14.03	07	P3	I03.03	01	#T1	I07.07		
H10.02	07	ML4	H14.04	07	B3	I03.04	01	WE.1-	I07.08	02	#ROM0VROM1
H10.03	07	P4	H14.05	07	#ALUB3	I03.05	01	WE.2-	I07.09	02	ROM0-
H10.04	07	B4	H14.06			I03.06	01	#WE-	I07.10	02	ROM1-
H10.05	07	#ALUB4	H14.07	07	0V	I03.07			I07.11	02	#T1&(ROM0VROM1)-
H10.07	07	0V	H14.08			I03.08	11	#CON	I07.12	02	ROM0VROM1
H10.09	07	ROM7-	H14.09	07	ROM7-	I03.09	11	CLOCK*-	I07.13	02	T1
H10.10	07	ROM6-	H14.10	07	ROM6-	I03.10	11	CON.1	I07.14		
H10.11	07	ROM5-	H14.11	07	ROM5-	I03.11	01	#T2-	I08.01	11	CR15-
H10.12	07	SWITCH4	H14.12	07	SWITCH3	I03.12	01	T2.1	I08.02	11	ROM15.1-
H10.13	07	IN	H14.13	07	LEVEL8	I03.13	01	T2.1	I08.03	11	#ROM15-
H10.14	07	NR4	H14.14	07	NR3	I03.14			I08.04	11	ROM14.1-
H10.15	07	NL4	H14.15	07	NL3	I04.01	01	T100.2	I08.05	11	#ROM14-
H10.16			H14.16			I04.02	01	T400.1	I08.06	11	
H11.01	07	MR7	H15.01	07	MR0	I04.03			I08.07		
H11.02	07	ML7	H15.02	07	ML0	I04.04			I08.08	11	#ROM17-

108.09	11	ROM17.1-	08	MA-	116.05	08	BA-	K04.09	01	T2A
108.10	11	CR17-	08	NL6	116.06	08	#DSLEVEL	K04.10	01	NNA-
108.11	01	#WE.3-	08	NL6	116.07	08	#DSLEVEL.1	K04.11	01	PAUSE.3
108.12	01	ROM1-	08	#M14.1	116.08	08	#DSLEVEL.1	K04.12		
108.13	01	ROM2-	08	#M15.1	116.09	08	MA-	K04.13		
108.14			08	ML7	116.10	08	+Z	K04.14		
109.01	11	ROM13.1-	08	NL7	116.11	08	+Z	K05.01	06	ROM20-
109.02	11	ROM13.2-	08	NL0	116.12	08	#DSLEVEL.2	K05.02	06	ALU.2
109.03	11	#ROM13-	08	ML0	116.13	08	DSLEVEL.1	K05.03	06	CV-
109.04	11	ROM13.2-	08	#M08-	116.14	08		K05.04	04	LSADIM
109.05	11	ROM16.1-	08	#M09-	K01.01	01	#QUARZ.3	K05.05	04	CR10
109.06	11	#ROM16-	08	ML1	K01.02	01	#QUARZ.4	K05.06	04	#MREG.19
109.07			08	NL1	K01.03	01	QUARZ.4	K05.07		
109.08	03	#PREG.4	08	NA-	K01.04	01	CLOCK-	K05.08	11	#ROM13.2-
109.09	03	LOADP-	08	NA-	K01.05	01	CLOCK-	K05.09	11	LSAD1
109.10	03	T2-	08	NA-	K01.06	01	#CLOCK*	K05.10	11	LSAD1
109.11	06	#COUNTUP.1	08	MA-	K01.07	01	#CLOCK*-	K05.11	01	#BUSYCPU.2
109.12	06	COUNTUP.1	08	NL2	K01.08	01	CLOCK*	K05.12	01	BUSYCPU.1
109.13	06	COUNTUP.2	08	ML2	K01.09	01	QUARZ.2	K05.13	01	BE*-
109.14			08	#M10-	K01.10	01	QUARZ.1	K06.01		
110.01	08	P4	08	ML3	K01.11	01		K06.02		
110.02	08	B4	08	NL3	K01.12	01		K06.03	01	T2-
110.03	08	#M04-	08	NR0	K01.13	01		K06.04	01	#NP.1-
110.04	08	#M05-	08	NR0	K01.14	01		K06.05	01	NP.1-
110.05	08	B5	08	#M00.1	K02.01	01	SYN.6	K06.06	01	NP.2-
110.06	08	P5	08	NR0	K02.02	01	T400*	K06.07		
110.07	08	PA-	08	#M00.1	K02.03	01	#FE-VT400*-	K06.08	01	#SYN-
110.08	08	BA-	08	#M01.1	K02.04	01	BUSYCPU*.3	K06.09	01	SYN.5
110.09	08	P6	08	MR1	K02.05	01	CLOCK*	K06.10		
110.10	08	B6	08	NR1	K02.06	01	#BUSYCPU*.2	K06.11		
110.11	08	B6	08	NA-	K02.07	01		K06.12	11	#ROM21
110.12	08	#M06-	08	MA-	K02.08	01	#BUSYCPU*.1	K06.13	11	ROM21.1
110.13	08	#M07-	08	NR2	K02.09	01	BUSYCPU*.2	K06.14		
110.14	08	B7	08	NR2	K02.10	01	SYN.7	K07.01	11	#ROM20-
110.15	08	P7	08	NR2	K02.11	01	#SYN.7	K07.02	11	#ROM21.1
110.16			08	#M02.1	K02.12	01	FE-VT400*-	K07.03	11	#ROM22-
111.01	08	NR4	08	#M03.1	K02.13	01	BUSYCPU*.1	K07.04	11	#ROM23-
111.02	08	MR4	08	NR3	K02.14	01		K07.05	11	#ROM24-
111.03	08	#M04-	08	NR3	K03.01	01	SYN.6	K07.06	11	#ROM25-
111.04	08	#M05-	08	P0	K03.02	01	T1	K07.07		
111.05	08	NR5	08	B0	K03.03	01	#SYN.4	K07.08	11	0V
111.06	08	NA-	08	#M00.1	K03.04	09	BUSYCPU*	K07.09	11	#ROM27-
111.07	08		08	#M01.1	K03.05	09	RK.1	K07.10	11	C0
111.08	08	MA-	08	B1	K03.06	09	#RK	K07.11	11	C1
111.09	08	NR6	08	P1	K03.07	01	#BE-	K07.12	11	C2
111.10	08	NR6	08	PA-	K03.08	01	BUSYCPU*	K07.13	11	C3
111.11	08	MR6	08	BA-	K03.09	01	+Z	K07.14	11	C4
111.12	08	#M06-	08	P2	K03.10	01	SYN.4	K07.15	11	ROMDISABLER
111.13	08	#M07-	08	B2	K03.11	01	SYN.7	K07.16	11	+Z
111.14	08	NR7	08	B3	K03.12	01	FE-VT400*-	K08.01	11	#LOAD.1
111.15	08		08	P3	K03.13	01		K08.02	11	#LOAD.2
111.16			08	#M02.1	K03.14	01		K08.03	11	#LOAD.3
112.01	08	NL4	08	#M03.1	K04.01	01		K08.04	11	#ROM13.1-
112.02	08	ML4	08	B3	K04.02	01		K08.05	11	#ROM14.1-
112.03	08	#M12.1	08		K04.03	01		K08.06	11	#ROM15.1-
112.04	08	#M13.1	08		K04.04	01		K08.07	11	#ROM16.1-
112.05	08	ML5	08	CR10	K04.05	01	#PAUSE	K08.08	11	0V
112.06	08	NL5	08	DSLEVEL.1	K04.06	01	#PAUSE-	K08.09	11	#CR17-
112.07	08	NA-	08	DSLEVEL.2	K04.07	01	PAUSE.2	K08.10	11	C0
112.08			08	PA-	K04.08	01		K08.11	11	C1

K08.12	11	C2	K12.08	04	F7	K16.04	08	#MA-	L04.12	10	#DO-
K08.13	11	C3	K12.09	04	F6	K16.12	08	OV	L04.13	10	DO.1-
K08.14	11	C4	K12.10	04	MREG.15	K16.13	08	OV	L05.01	10	LOADD-
K08.15	11	ROMDISABLE	K12.11	04		K16.14	08	ROM4-	L05.02	10	DOF-
K08.16	11	+Z	K12.12	04		K16.15	08	ROM3-	L05.03	10	#DO.1-
K09.01	11	#ROM0-	K12.13	04		KL0104	10	MS20-	L05.04	10	IREG-
K09.02	11	#ROM1-	K12.14	04		KL0105	10	MS18-	L05.05	10	DOF
K09.03	11	#ROM2-	K12.15	04		KL0106	10	#SPRUNG-	L05.06	10	#IREG-VDOF
K09.04	11	#ROM3-	K12.16	04		KL0108	06	#ALU.8	L05.08	10	#DOF.1
K09.05	11	#ROM4-	K13.01	04	F1	KL0109	06	ALU.9	L05.09	10	DREG.1
K09.06	11	#ROM5.1-	K13.02	04	#ML1	KL0110	06	ALU.10	L05.10	10	DOF.2
K09.07	11	#ROM6.1-	K13.03	04	#ML0	KL0111	09	#RK*-	L05.11	10	DOF.2
K09.08	11	OV	K13.04	04	MREG.11	KL0112	09	RK.1	L05.12	10	LOADQ-
K09.09	11	#CR07-	K13.05	04	MREG.10	KL0113	09	BUSYCPU*	L05.13	10	DOF.3
K09.10	11	C0	K13.06	04	#ML2	L01.01	11	PROGR&PAUSE-	L06.01	10	T2A
K09.11	11	C1	K13.07	04	#ML3	L01.02	11	ROMDISABLE.1	L06.02	10	DOF-
K09.12	11	C2	K13.08	04		L01.03	11	#ROMDISABLE	L06.03	10	DREG.3
K09.13	11	C3	K13.09	04		L01.04	10	MS.5-	L06.04	10	T2A
K09.14	11	C4	K13.10	04	F3	L01.05	10	PROGR&PAUSE-	L06.05	10	DOF
K09.15	11	ROMDISABLE	K13.11	04	F2	L01.06	10	#MS00-07-	L06.06	10	#DREG.4
K09.16	11	+Z	K13.12	04	MREG.14	L01.08	10	#MS.1-	L06.08	10	#QREG.3
K10.01	03	F5	K13.13	04	MREG.13	L01.09	10	C3	L06.09	10	END
K10.02	03	#P5	K13.14	04	MREG.21	L01.10	10	C4	L06.10	10	T2A
K10.03	03	#P4	K13.15	04	F0	L01.11	10	#MS20-27-	L06.11	10	DO-
K10.04	03	PREG.1	K13.16	04		L01.12	10	MS.2-	L06.12	10	#DREG.1
K10.05	03	PREG.2	K14.01	04	NEM-	L01.13	10	MS.3-	L06.13	10	LOADD
K10.06	03	#P6	K14.02	04	T2	L02.01	11	PAUSE	L07.01	11	#LOADB-
K10.07	03	#P7	K14.03	04	F0	L02.02	11	PROGR	L07.02	11	#LOADP-
K10.08	03	F7	K14.04	04	F1	L02.03	11	MS.5-	L07.03	11	#LOADML-
K10.09	03	F6	K14.05	04	F2	L02.04	10	MS.2-	L07.04	11	#LOADMR-
K10.10	03	PREG.4	K14.06	04	F3	L02.05	10	C3	L07.05	11	#LOADNL-
K10.11	03		K14.07	04	MREG.2	L02.06	10	OV	L07.06	11	#LOADNR-
K10.12	03		K14.08	04		L02.08	10	C3	L07.07	11	#LOADQ-
K10.13	03		K14.09	04	MREG.6	L02.09	10	MS.3-	L07.08	11	OV
K10.14	03	PREG.3	K14.10	04	MREG.2	L02.10	10	MA-	L07.09	11	#LOADD-
K10.15	03	F4	K14.11	04	#MR3	L02.11	04	MREG.5	L07.12	11	R25-
K10.16	03		K14.12	04	#MR2	L02.12	04	MREG.4	L07.13	11	LOAD.3
K11.01	04	NEM-	K14.13	04	#MR1	L02.13	04	Q0	L07.14	11	LOAD.2
K11.02	04	T2-	K14.14	04	#MR0	L03.01	11	MS01-	L07.15	11	LOAD.1
K11.03	04	F4	K14.15	04	MREG.1	L03.02	11	#ROMDISABLE.1	L07.16	11	+Z
K11.04	04	F5	K14.16	04		L03.03	11	R25*	L08.01	11	ROM17.3-
K11.05	04	F6	K15.01	03	F1	L03.04	11	ROM25-	L08.02	11	ROM17.2-
K11.06	04	F7	K15.02	03	#P1	L03.05	11	R25	L08.03	11	#ROM.1-
K11.07	04	MREG.1	K15.03	03	#P0	L03.06	11	#MS.4-	L08.04	04	MREG.17
K11.08	04		K15.04	03	COUNTDOWNP&T2-	L03.08	10	MS.3-	L08.05	04	MREG.16
K11.09	04	MREG.6	K15.05	03	COUNTUPP&T2-	L03.09	10	MS.2-	L08.06	04	#MREG.15
K11.10	04	MREG.1	K15.06	03	#P2	L03.10	10	MREG.2	L08.08	04	#MREG.15
K11.11	04	#MR7	K15.07	03	#P3	L03.11	04	MREG.3	L08.09	04	MREG.19
K11.12	04	#MR6	K15.08	03		L03.12	04	MREG.4	L08.10	04	T1
K11.13	04	#MR5	K15.09	03	F3	L03.13	04	LOADD	L08.11	11	#ROM17.1-
K11.14	04	#MR4	K15.10	03	F2	L04.01	10	#LOADD	L08.12	11	ROM17.2-
K11.15	04	MREG.12	K15.11	03	PREG.4	L04.02	10	MS.5-	L08.13	11	ROM17.3-
K11.16	04		K15.12	03	PREG.2	L04.03	10	MS.5-	L09.01	08	ROM2-
K12.01	04	F5	K15.13	03	PREG.1	L04.04	10	#MS00-07*-	L09.02	08	ROM0-
K12.02	04	#ML5	K15.14	03	PREG.3	L04.05	09	#RK.1	L09.03	08	#BCP.1-
K12.03	04	#ML4	K15.15	03	F0	L04.06	09	#DUE.1	L09.04	06	MS01-
K12.04	04	MREG.13	K15.16	03		L04.08	10	DREG.1	L09.05	06	DUE
K12.05	04	MREG.14	K16.01	08	#PA-	L04.09	10	SKAN.1	L09.06	06	#ALU.9
K12.06	04	#ML6	K16.02	08	#BA-	L04.10	09	BUSYCPU*	L10.01	03	NW-
K12.07	04	#ML7	K16.03	08	#NA-	L04.11	09		L10.02	03	T2-

L10.03	F4	L14.11	05	#NR3	M04.03	10	#MS02-	M09.04	09	#SKAN.2
L10.04	F5	L14.12	05	#NR2	M04.04	10	#MS03-	M09.05	09	SKAN.1
L10.05	F6	L14.13	05	#NR1	M04.05	10	#MS04-	M09.06	09	ROM0-
L10.06	F7	L14.14	05	#NR0	M04.06	10	#MS05-	M09.08	10	OV
L10.07	BREG.1	L14.15	05	#NR0	M04.07	10	#MS06-	M09.09	10	MS15-
L10.09	LOADB-	L15.01	03	NBM-	M04.09	10	#MS07-	M09.10	10	#MS15
L10.10	BREG.1	L15.02	03	T2-	M04.12	10	MS00-07-	M09.11	04	MREG.18
L10.11	#B7	L15.03	03	F0	M04.13	10	C2	M09.12	04	T2-
L10.12	#B6	L15.04	03	F1	M04.14	10	C1	M09.13	04	#MREG.17
L10.13	#B5	L15.05	03	F2	M04.15	10	C0	M10.01	03	T2A
L10.14	#B4	L15.06	03	F3	M05.01	10	LOADD	M10.02	03	COUNTDOWNP&T2.1-
L11.01	NNA-	L15.07	03	MS05	M05.02	10	#DOF-	M10.03	03	COUNTDOWNP&T2-
L11.02	T2-	L15.09	03	LOADB-	M05.03	10	#DOF	M10.08	11	#CR05-
L11.03	F4	L15.10	03	MS05	M05.04	10	DOF	M10.09	11	MS15
L11.04	F5	L15.11	03	#B3	M05.06	10	#IREG-	M10.10	11	Q2
L11.05	F6	L15.12	03	#B2	M05.08	10	Q3	M10.11	03	#COUNTUPP&T2-
L11.06	F7	L15.13	03	#B1	M05.09	10	DUE.1	M10.12	03	T2A
L11.07	NREG.14	L15.14	03	#B0	M05.10	10	QREG.2	M10.13	03	COUNTUPP&T2.3-
L11.09	NREG.13	L15.15	03	BREG.1	M05.11	10	DOF	M11.01	03	#COUNTUPP&T2.3-
L11.10	NREG.14	L16.11	04	#MREG.18	M05.12	10	DOF.1	M11.02	03	COUNTUPP&T2.2-
L11.11	#NR7	L16.12	04	T2-	M05.13	10	QREG.2	M11.03	03	COUNTDOWNP&T2.1-
L11.12	#NR6	L16.13	04	+Z	M06.01	10	Q1	M11.04	05	#NREG.16
L11.13	#NR5	M01.01	10	#MS30-	M06.02	10	#DUE-	M11.05	05	NREG.17
L11.14	#NR4	M01.02	10	#MS31-	M06.03	10	#DUE	M11.06	05	NA-
L11.15	NREG.12	M01.03	10	#MS32-	M06.04	10	OV	M11.08	04	MS30
L12.01	NREG.5	M01.04	10	#MS33-	M06.05	10	#TOPE	M11.09	04	T2-
L12.02	NREG.5	M01.05	10	#MS34-	M06.06	10	#NIOP.1	M11.10	04	#MREG.7
L12.03	#NL4	M01.06	10	#MS35-	M06.08	10	Q2	M11.11	05	T2-
L12.04	NREG.7	M01.07	10	#MS36-	M06.09	10	DUE.1	M11.12	05	MS30-
L12.05	NREG.6	M01.09	10	#MS37-	M06.10	10	QREG.2	M11.13	05	#NREG.9
L12.06	#NL6	M01.12	10	MS.1-	M06.11	10	DOF	M12.01	05	NREG.12
L12.07	#NL7	M01.13	10	C2	M06.12	10	DUE.1	M12.02	05	T2A
L12.09	F7	M01.14	10	C1	M06.13	10	QREG.2	M12.03	05	#NREG.10
L12.10	NREG.4	M01.15	10	C0	M07.01	05	LOADNL-	M12.04	04	T2A
L12.11	NREG.2	M02.01	10	#MS20-	M07.02	05	SWNL-	M12.05	04	MREG.12
L12.14	NREG.8	M02.02	10	#MS21-	M07.03	05	#NREG.1	M12.06	04	#MREG.10
L12.15	F4	M02.03	10	#MS22-	M07.04	04	LOADML-	M12.08	04	#MREG.10
L13.01	F1	M02.04	10	#MS23-	M07.05	04	SWNL-	M12.09	04	COUNTUP
L13.02	#NL1	M02.05	10	#MS24-	M07.06	04	#MREG.16	M12.10	04	MREG.9
L13.03	#NL0	M02.06	10	#MS25-	M07.08	04	#MREG.5	M12.11	05	#NREG.10
L13.05	NREG.11	M02.07	10	#MS26-	M07.09	04	TOPE	M12.12	05	COUNTUP
L13.06	NREG.10	M02.09	10	#MS27-	M07.10	04	MS00-07*-	M12.13	05	NREG.9
L13.07	#NL2	M02.12	10	C2	M07.11	05	#NREG.3	M13.01	05	COUNTDOWN
L13.09	#NL3	M02.13	10	C1	M07.12	05	NREG.1	M13.02	05	NREG.9
L13.10	F2	M02.14	10	C0	M07.13	05	T2	M13.03	05	#NREG.11
L13.11	NREG.3	M02.15	10	#MS10-	M08.01	11	MS15	M13.04	04	COUNTDOWN
L13.12	NREG.6	M03.01	10	#MS11-	M08.02	11	Q2	M13.05	04	MREG.9
L13.13	NREG.7	M03.02	10	#MS12-	M08.03	11	#GETLEVEL	M13.06	04	#MREG.11
L13.14	NREG.8	M03.03	10	#MS13-	M08.04	10	QREG.3	M13.08	05	#NREG.5
L13.15	F0	M03.04	10	#MS14-	M08.05	10	NNA-	M13.09	05	5-
L14.01	NNA-	M03.05	10	#MS15-	M08.06	10	#QREG.2	M13.10	05	LDNL.2
L14.02	T2-	M03.06	10	#MS16-	M08.08	10	#NIOP	M13.11	05	#NREG.4
L14.03	F0	M03.07	10	#MS17-	M08.09	10	NIOP.1	M13.12	05	LDNL.1
L14.04	F1	M03.12	10	MS.4-	M08.10	10	DOF	M13.13	05	6-
L14.05	F2	M03.13	10	C2	M08.11	05	#NREG.17	M14.01	04	NBM-
L14.06	F3	M03.14	10	C1	M08.12	05	NIOP	M14.02	04	#MREG.21
L14.07	NREG.15	M03.15	10	C0	M08.13	05	MS00-07-	M14.03	05	NNA-
L14.09	NREG.13	M04.01	10	#MS00-	M09.01	11	#ROM17.2-	M14.04	05	#NREG.8
L14.10	NREG.15	M04.02	10	#MS01-	M09.02	11	MS02-	M14.05	03	PA-
		M04.03	11		M09.03	11	LSADI	M14.06	03	#COUNTUPP&T2.1-

M14.12	03	#PREG.3	101A31	08	IRMTTY-	105A31	06	ALU.11	205A24	03	MS05
M14.13	03	NP-	101C20	08	A00-	105C19	08	CR10	300A03	09	7
M15.01	04	LOADMR-	101C21	08	A01-	105C21	05	MS30-	300A04	09	6
M15.02	04	SWMR-	101C23	08	A02-	105C30	10	SPRUNG-	300A05	09	5
M15.03	04	#PREG.6	101C24	08	A03-	202A02	01	BE-	300A06	09	4
M15.04	05	NREG.16	101C27	01	N-	202A03	01	FE-	300A07	09	3
M15.05	05	NREG.15	101C29	08	IFT-	202A07	09	RK	300A08	09	2
M15.06	05	#NREG.15	101C30	08	IRMTTY-	202A10	08	A15-	300A09	09	1
M15.08	05	#NREG.13	101C31	08	IRMTTY-	202A11	08	A14-	300A10	09	0
M15.09	05	SWVR-	102A10	09	D7-	202A12	08	A13-	300A12	01	PAUSE-
M15.10	05	LOADMR-	102A11	09	D6-	202A13	08	A12-	300A14	01	HLT-
M15.11	05	#NREG.2	102A12	09	D5-	202A14	08	A11-	300A15	11	ROM0-
M15.12	05	LDNL-	102A13	09	D4-	202A15	08	A10-	300A16	11	ROM2-
M15.13	05	NREG.3	102A14	09	D3-	202A16	08	A09-	300A19	04	CM-
M16.03	03	I REGVD OF-	102A15	09	D2-	202A17	08	A08-	300A21	01	GO-
M16.04	03	ROM24-	102A16	09	D1-	202A18	08	A07-	300A22	11	CR15-
M16.05	03	COUNTUPP&T2.1-	102A17	09	D0-	202A19	08	A06-	300A23	11	CR17-
M16.06	03	#COUNTUPP&T2.2-	103A05	01	ANF05-	202A20	08	A05-	300A25	05	VR3
100A08	09	D7-	103A19	01	N-	202A21	08	A04-	300A26	05	NR2
100A10	09	D6-	103A24	07	LEVEL1	202A22	08	A03-	300A27	05	NR1
100A11	09	D5-	103A25	07	LEVEL2	202A23	08	A02-	300A28	05	NR0
100A13	09	D4-	103A26	07	LEVEL4	202A24	08	A01-	300B03	07	SWITCH7
100A14	09	D3-	103A27	07	LEVEL8	202A25	08	A00-	300B04	07	SWITCH6
100A16	09	D2-	103A28	07	ICL	202C02	01	M11-	300B05	07	SWITCH5
100A17	09	D1-	103A29	07	IN	203C02	08	M10-	300B06	07	SWITCH4
100A18	09	D0-	103A30	07	IP	203C03	08	M09-	300B07	07	SWITCH3
100A20	08	A00-	103A31	07	IWD	203C04	08	M08-	300B08	07	SWITCH2
100A21	08	A01-	103C02	09	F0	203C05	08	M07-	300B09	07	SWITCH1
100A23	08	A02-	103C03	09	F1	203C06	08	M06-	300B10	07	SWITCH0
100A24	08	A03-	103C04	09	F2	203C07	08	M05-	300B11	05	SWNL-
100A25	09	RK	103C05	09	F3	203C08	08	M04-	300B13	04	LOADML-
100A27	01	N-	103C10	08	S00-	203C09	08	M03-	300B14	04	SWMR-
100A29	08	IFT-	103C26	08	DSLEVEL	203C27	05	LDNL-	300B15	11	CR05-
100A30	08	ISLL-	103C27	01	ANF34-	203C30	05	NL6VNL5	300B16	11	CR06-
100A31	08	IRMLL-	103C30	10	D0-	204A03	09	RK	300B17	11	CR07-
100C10	08	SKY-	103C31	11	GETLEVEL	204A10	08	A15-	300B18	01	N-
100C20	08	A00-	104A10	09	D7-	204A11	08	A14-	300B19	08	BOOTSTRAP-
100C21	08	A01-	104A11	09	D6-	204A12	08	A13-	300B21	09	S0
100C23	08	A02-	104A12	09	D5-	204A13	08	A12-	300B22	09	S1
100C24	02	A03-	104A13	09	D4-	204A14	08	A11-	300B23	09	S2
100C27	01	N-	104A14	09	D3-	204A15	08	A10-	300B24	09	S3
100C29	08	IFT-	104A15	09	D2-	204A16	08	A09-	300B25	09	S4
100C30	08	ISLL-	104A16	09	D1-	204A17	08	A08-	300B26	09	S5
100C31	08	IRMLL-	104A17	09	D0-	204A18	08	A07-	300B27	09	S6
101A08	09	D7-	104C10	11	PROGR&PAUSE-	204A19	08	A06-	300B28	09	S7
101A10	09	D6-	104C12	01	HLT-	204A20	08	A05-	301A03	01	CLOCK-
101A11	09	D5-	104C16	01	N-	204A21	08	A04-	301A07	01	FE-
101A13	09	D4-	104C19	01	T400*	204A22	08	A03-	301A10	08	A00-
101A14	09	D3-	105A10	06	Q6-	204A23	08	A02-	301A11	08	A01-
101A16	09	D2-	105A11	11	CON	204A24	08	A01-	301A12	08	A02-
101A17	09	D1-	105A12	10	C1	204A25	08	A00-	301A13	08	A03-
101A18	09	D0-	105A13	10	C3	204A25	08	FE-	301A14	08	A04-
101A20	08	A00-	105A14	10	C0	204C03	01	ROM27-	301A15	08	A05-
101A21	08	A01-	105A16	10	C4	205A05	11	ROM23-	301A16	08	A06-
101A23	08	A02-	105A17	10	DOF-	205A06	11	ROM17.3-	301A17	08	A07-
101A24	08	A03-	105A18	11	R25*	205A11	11	T1	301A18	08	A08-
101A25	09	RK	105A23	10	DOF	205A14	10	MARK-	301A19	08	A09-
101A27	01	N-	105A24	10	END	205A15	03	B0	301A20	08	A10-
101A29	08	IFT-	105A27	06	A=B	205A22	04	MS30	301A21	08	A11-
101A30	08	ISTTY-	105A29	10	C2	205A23	03	COUNTUPP&T2-	301A22	08	A12-

301A23	08	A13-	303C29	08	M10-
301A24	08	A14-	303C30	08	M09-
301A25	08	A15-	303C31	08	M08-
301A27	09	RK			
301A31	01	N-			
302C02	01	WE-			
302C04	09	6-			
302C05	09	7-			
302C06	09	4-			
302C07	09	5-			
302C08	09	2-			
302C09	09	3-			
302C10	09	0-			
302C11	09	1-			
302C12	09	S7			
302C13	09	S6			
302C14	09	S5			
302C15	09	S4			
302C16	09	S3			
302C17	09	S2			
302C18	09	S1			
302C19	09	S0			
302C20	08	M00-			
302C21	08	M01-			
302C22	08	M02-			
302C23	08	M03-			
302C24	08	M04-			
302C25	08	M05-			
302C26	08	M06-			
302C27	08	M07-			
302C28	08	MR11**			
302C29	08	M10-			
302C30	08	M09-			
302C31	08	M08-			
303C02	01	WE-			
303C04	09	6-			
303C05	09	7-			
303C06	09	4-			
303C07	09	5-			
303C08	09	2-			
303C09	09	3-			
303C10	09	1-			
303C11	09	2-			
303C12	09	S7			
303C13	09	S6			
303C14	09	S5			
303C15	09	S4			
303C16	09	S3			
303C17	09	S2			
303C18	09	S1			
303C19	09	S0			
303C20	08	M00-			
303C21	08	M01-			
303C22	08	M02-			
303C23	08	M03-			
303C24	08	M04-			
303C25	08	M05-			
303C26	08	M06-			
303C27	08	M07-			
303C28	08	MR11*			

IC-Katalog

Folgende IC-Typen sind in diesem Katalog aufgeführt:

		Anzahl der Eingänge je Gatter	offener Kollektor
NE 555			
N 8233	4-Bit-Multiplexer		
N 8234	4-Bit-Multiplexer		
9318	8-bit-Prioritätsentkoder		
9324	5-bit-Vergleicher		
SN 4931	2 x NAND	5	
SN 49700	2 x NAND	2	
	2 x Leistungsgatter	2	
SN 7400	4 x NAND	2	
SN 7402	4 x NOR	2	
SN 7403	4 x NAND	2	x
SN 74S03	4 x NAND	2	x
SN 7404	6 x Inverter	1	
SN 7405	6 x Inverter	1	x
SN 7406	6 x Inverter	1	x
SN 7408	4 x AND	2	
SN 7409	4 x AND	2	x
SN 7410	3 x NAND	3	
SN 74510	3 x NAND	3	
SN 7412	3 x NAND	3	x
SN 7413	2 x Schmitt-Trigger		
SN 7416	6 x Inverter	1	x
SN 7417	6 x Treiberstufe	1	x
SN 7420	2 x NAND	4	
SN 7425	2 x NOR	4	
SN 7427	3 x NOR	3	
SN 7432	4 x OR	2	
SN 7437	4 x NAND	2	
SN 7438	4 x NAND	2	x


SN 7442	BCD zu Dezimal-Decoder
SN 7470	J-K-Flip-Flop
SN 7474	2 x D-Flip-Flop
SN 74H74	2 x D-Flip-Flop
SN 7486	4 x Exklusiv OR
SN 7488	256 Bit-ROM
SN 7490	Dezimalzähler
SN 74107	2 x J-K-MS-Flip-Flop
SN 74109	2 x J- $\overline{K}$ -Flip-Flop
SN 74118	6 x Flip-Flop un getaktet gemeins. Reset
SN 74119	6 x Flip-Flop un getaktet indiv. Reset
SN 74121	Monost. Multivibrator
SN 74123	2 x Monost. Multivibrator
SN 74132	4 x Schmitt-Trigger
SN 74151	8 zu 1 Multiplexer
SN 74154	1 zu 16 Demultiplexer
SN 74161	asynchroner Zähler
SN 74174	6 x Flip-Flop getaktet
SN 74175	4 x Flip-Flop getaktet
SN 74181	4 Bit-Recheneinheit
SN 74193	Vor-Rück-Binär-Zähler synchron
SN 74198	8 Bit Schieberegister rechts/links
SN 74202	256 x 1 Bit-RAM
SN 75150	Line receiver
SN 75154	Line driver
SN 75451	Leistungstreiber

Anzahl der Ein-
gänge je Gatter


2

offener Kollektor


8233



8234



9324






E	A	B	A < B	A > B	A = B
H	X	X	L	L	L
L	Word = A Word = B		L	L	H
L	Word A > Word B		L	H	L
L	Word B > Word A		H	L	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Either HIGH or LOW Voltage Level




SN 4931




positive logic: $Y = \overline{ABCDE}$

SN 49700




Anschlüsse 2Y und 3Y nicht für Logiksteuerung weiter verwenden

SN 7400




positive logic: $Y = \overline{AB}$

SN 7402




positive logic: $Y = \overline{A+B}$

SN 7403




positive logic: $Y = \overline{AB}$

SN 74S03




positive logic: $Y = \overline{AB}$

SN 7404




positive logic: $Y = \overline{A}$

SN 7405




positive logic: $Y = \overline{A}$

SN 7406




positive logic: $Y = \overline{A}$

SN 7408




positive logic $Y = AB$


SN7409

positive logic: $Y = AB$


SN7410

positive logic: $Y = \overline{ABC}$


SN74S10

positive logic: $Y = \overline{ABC}$


SN7412

positive logic: $Y = \overline{ABC}$


SN7413

positive logic: $Y = \overline{ABCD}$


SN7416

positive logic: $Y = \overline{A}$


SN7417

positive logic: $Y = A$

SN7420


positive logic: $Y = \overline{ABCD}$

SN7425


positive logic: $Y = G(A+B+C+D)$

Inputs					Output
A	B	C	D	G	Y
H	X	X	X	H	L
X	H	X	X	H	L
X	X	H	X	H	L
X	X	X	H	H	L
L	L	L	L	X	H
X	X	X	X	L	H


SN 7427





SN 7432



SN 7437




SN 7438



SN 7442

BCD Input				All Types decimal Output									
D	C	B	A	0	1	2	3	4	5	6	7	8	9
L	L	L	L	L	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	H	L	H	H	H	H	H	H	H
L	L	H	H	H	H	L	H	H	H	H	H	H	H
L	H	L	L	H	H	H	H	L	H	H	H	H	H
L	H	L	H	H	H	H	H	H	L	H	H	H	H
L	H	H	L	H	H	H	H	H	H	L	H	H	H
L	H	H	H	H	H	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H
H	L	H	L	H	H	H	H	H	H	H	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H
H	H	L	L	H	H	H	H	H	H	H	H	H	H
H	H	L	H	H	H	H	H	H	H	H	H	H	H
H	H	H	L	H	H	H	H	H	H	H	H	H	H
H	H	H	H	H	H	H	H	H	H	H	H	H	H




SN 7470

t_n	t_{n+1}
J K	Q
L L	Q_n
L H	L
H L	H
H H	$\overline{Q}_n$

Notes:


- $J = J_1 \cdot J_2 \cdot \overline{J}^*$
- $K = K_1 \cdot K_2 \cdot \overline{K}^*$
- t_n = Bit time before clock pulse
- t_{n+1} = Bit time after clock pulse
- If inputs J^* or K^* are not used they must be grounded




(Each Flip-Flop)

t_n	t_{n+1}	
Input	Output	Output
D	Q	$\bar{Q}$
L	L	H
H	H	L

SN 74H74



SN 7486




positive logic : $Y = A \oplus B$


Inputs		Outputs
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

WORD	INPUTS						OUTPUTS							
	BINARY SELECT					ENABLE								
	E	D	C	B	A	G	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
0	L	L	L	L	L	L								
1	L	L	L	L	H	L								
2	L	L	L	H	L	L								
3	L	L	L	H	H	L								
4	L	L	H	L	L	L								
5	L	L	H	L	H	L								
6	L	L	H	H	L	L								
7	L	L	H	H	H	L								
8	L	H	L	L	L	L								
9	L	H	L	L	H	L								
10	L	H	L	H	L	L								
11	L	H	L	H	H	L								
12	L	H	H	L	L	L								
13	L	H	H	L	H	L								
14	L	H	H	H	L	L								
15	L	H	H	H	H	L								
16	H	L	L	L	L	L								
17	H	L	L	L	H	L								
18	H	L	L	H	L	L								
19	H	L	L	H	H	L								
20	H	L	H	L	L	L								
21	H	L	H	L	H	L								
22	H	L	H	H	L	L								
23	H	L	H	H	H	L								
24	H	H	L	L	L	L								
25	H	H	L	L	H	L								
26	H	H	L	H	L	L								
27	H	H	L	H	L	L								
28	H	H	H	L	L	L								
29	H	H	H	L	H	L								
30	H	H	H	H	L	L								
31	H	H	H	H	H	L								
ALL	X	X	X	X	X	H	H	H	H	H	H	H	H	H


H = high level, L = low level, X = irrelevant



BINARY
SELECT




OUTPUTS



Reset /Count

SN 7490


Reset inputs				output			
R ₀ (1)	R ₀ (2)	R ₉ (1)	R ₉ (2)	D	C	B	A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	Count			
L	X	L	X	Count			
L	X	X	L	Count			
X	L	L	X	Count			



(Each Flip-Flop)

t_n		t_{n+1}
J	K	Q
L	L	Q_n
L	H	L
H	L	H
H	H	$\overline{Q_n}$


SN 74107



(Each Flip-Flop)

t_n		t_{n+1}
J	K	Q
L	H	Q_n
L	L	L
H	H	$\overline{Q_n}$
H	L	H

SN 74109




(each latch)

S	Reset	Q
L	X	H
H	L	L
H	H	Store

Notes:

1. X indicates input may be logical H or L
2. Reset is common to all latches

SN 74118




(each latch)

SA	SB	R	Reset	Q
L	X	X	X	H
X	L	X	X	H
H	H	L	X	L
H	H	X	L	L
H	H	H	H	Store

SN 74119

SN 74 121




t_n Input			t_{n+1} Input			Output
A1	A2	B	A1	A2	B	
H	H	L	H	H	H	Inhibit
L	X	H	L	X	L	Inhibit
X	L	H	H	L	L	Inhibit
L	X	L	L	X	H	One Shot
X	L	L	X	L	H	One Shot
H	H	H	X	L	H	One Shot
H	H	H	L	X	H	One Shot
X	L	L	X	H	L	Inhibit
L	X	L	H	X	L	Inhibit
X	L	H	H	H	H	Inhibit
L	X	H	H	H	H	Inhibit
H	H	L	X	L	L	Inhibit
H	H	L	L	X	L	Inhibit

$H = V_{in(1)} \geq 2V$

$L = V_{in(0)} \leq 0,8V$

SN 74 123



Inputs		Outputs	
A	B	Q	Q-bar
H	X	L	H
X	L	L	H
L	↑	⌊	⌋
↓	H	⌊	⌋

Notes:

H = high level (steady state)

L = low level (steady state)

↑ = transition from low to high level


↓ = transition from high to low level

⌊ = one high level pulse



⌋ = one low level pulse

X = irrelevant (any input, including transition)

SN 74 132





positive logic : $Y = \overline{AB}$






INPUTS												OUTPUTS	
C	B	A	STROBE(1)	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	Y(1)	W
X	X	X	1	X	X	X	X	X	X	X	X	0	1
0	0	0	0	0	X	X	X	X	X	X	X	0	1
0	0	0	0	1	X	X	X	X	X	X	X	1	0
0	0	1	0	X	0	X	X	X	X	X	X	0	1
0	0	1	0	X	1	X	X	X	X	X	X	1	0
0	1	0	0	X	X	0	X	X	X	X	X	0	1
0	1	0	0	X	X	1	X	X	X	X	X	1	0
0	1	1	0	X	X	X	0	X	X	X	X	0	1
0	1	1	0	X	X	X	1	X	X	X	X	1	0
1	0	0	0	X	X	X	X	0	X	X	X	0	1
1	0	0	0	X	X	X	X	1	X	X	X	1	0
1	0	1	0	X	X	X	X	X	0	X	X	0	1
1	0	1	0	X	X	X	X	X	1	X	X	1	0
1	1	0	0	X	X	X	X	X	X	0	X	0	1
1	1	0	0	X	X	X	X	X	X	1	X	1	0
1	1	1	0	X	X	X	X	X	X	X	0	0	1
1	1	1	0	X	X	X	X	X	X	X	1	1	0

NOTES: 1. SN 54151 / SN 74151 only

2. When used to indicate an input, X=irrelevant






Input	Outputs	
t_n	t_{n+1}	$\bar{Q}$
D	Q	$\bar{Q}$
H	H	L
L	L	H

t_n = Bit time before clock pulse

t_{n+1} = Bit time after clock pulse



Input	Outputs	
t_n	t_{n+1}	
D	Q	$\bar{Q}$
H	H	L
L	L	H



t_n = Bit time before clock pulse



t_{n+1} = Bit time after clock pulse


ACTIVE-HIGH DATA				
SELECTION $S_3 S_2 S_1 S_0$		M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
			$C_n = 0$	$C_n = 1$
			$\bar{C}_n = 1 = H$	$\bar{C}_n = 0 = L$
L L L L		$F = A$	$F = A$	$F = A \text{ PLUS } 1$
L L L H		$F = \bar{A} + \bar{B}$	$F = A + B$	$F = (A + B) \text{ PLUS } 1$
L L H L		$F = \bar{A}B$	$F = A + \bar{B}$	$F = (A + \bar{B}) \text{ PLUS } 1$
L L H H		$F = 0$	$F = \text{MINUS } 1 \text{ (2's COMPL)}$	$F = \text{ZERO}$
L H L L		$F = \bar{A}\bar{B}$	$F = A \text{ PLUS } \bar{A}\bar{B}$	$F = A \text{ PLUS } \bar{A}\bar{B} \text{ PLUS } 1$
L H L H		$F = \bar{B}$	$F = (A + B) \text{ PLUS } \bar{A}\bar{B}$	$F = (A + B) \text{ PLUS } \bar{A}\bar{B} \text{ PLUS } 1$
L H H L		$F = A \oplus B$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L H H H		$F = A\bar{B}$	$F = \bar{A}\bar{B} \text{ MINUS } 1$	$F = \bar{A}\bar{B}$
H L L L		$F = \bar{A} + B$	$F = A \text{ PLUS } AB$	$F = A \text{ PLUS } AB \text{ PLUS } 1$
H L L H		$F = \bar{A} \oplus \bar{B}$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H L H L		$F = B$	$F = (A + B) \text{ PLUS } AB$	$F = (A + \bar{B}) \text{ PLUS } AB \text{ PLUS } 1$
H L H H		$F = AB$	$F = AB \text{ MINUS } 1$	$F = AB$
H H L L		$F = 1$	$F = A \text{ PLUS } A^*$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H H L H		$F = A + \bar{B}$	$F = (A + B) \text{ PLUS } A$	$F = (A + B) \text{ PLUS } A \text{ PLUS } 1$
H H H L		$F = A + B$	$F = (A + \bar{B}) \text{ PLUS } A$	$F = (A + \bar{B}) \text{ PLUS } A \text{ PLUS } 1$
H H H H		$F = A$	$F = A \text{ MINUS } 1$	$F = A$

* Each bit is shifted to the next more significant position.


ACTIVE-LOW DATA				
SELECTION $S_3 S_2 S_1 S_0$		M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
			$C_n = 0$	$C_n = 1$
			$C_n = 0 = L$	$C_n = 1 = H$
L L L L		$F = A$	$F = A \text{ MINUS } 1$	$F = A$
L L L H		$F = \bar{A}\bar{B}$	$F = AB \text{ MINUS } 1$	$F = AB$
L L H L		$F = \bar{A} + B$	$F = \bar{A}\bar{B} \text{ MINUS } 1$	$F = AB$
L L H H		$F = 1$	$F = \text{MINUS } 1 \text{ (2's COMP)}$	$F = \text{ZERO}$
L H L L		$F = \bar{A} + \bar{B}$	$F = A \text{ PLUS } (A + \bar{B})$	$F = A \text{ PLUS } (A + \bar{B}) \text{ PLUS } 1$
L H L H		$F = \bar{B}$	$F = AB \text{ PLUS } (A + \bar{B})$	$F = AB \text{ PLUS } (A + \bar{B}) \text{ PLUS } 1$
L H H L		$F = \bar{A} \oplus B$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L H H H		$F = A + \bar{B}$	$F = A + \bar{B}$	$F = (A + \bar{B}) \text{ PLUS } 1$
H L L L		$F = \bar{A}B$	$F = A \text{ PLUS } (A + B)$	$F = A \text{ PLUS } (A + B) \text{ PLUS } 1$
H L L H		$F = A \oplus B$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H L H L		$F = B$	$F = \bar{A}\bar{B} \text{ PLUS } (A + B)$	$F = \bar{A}\bar{B} \text{ PLUS } (A + B) \text{ PLUS } 1$
H L H H		$F = A + B$	$F = A + B$	$F = (A + B) \text{ PLUS } 1$
H H L L		$F = 0$	$F = A \text{ PLUS } A^*$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H H L H		$F = \bar{A}\bar{B}$	$F = AB \text{ PLUS } A$	$F = AB \text{ PLUS } A \text{ PLUS } 1$
H H H L		$F = AB$	$F = \bar{A}\bar{B} \text{ PLUS } A$	$F = \bar{A}\bar{B} \text{ PLUS } A \text{ PLUS } 1$
H H H H		$F = A$	$F = A$	$F = A \text{ PLUS } 1$








S ₀	S ₁	
H	H	parallel load
H	L	shift right
L	H	shift left
L	L	inhibit clock





CE	WE	Operation	Output
L	L	Write	High Z
H	H	Read	D
H	L	Do nothing	High Z
H	H	Do nothing	High Z

Notation

A - Address


D - Data input

Y - Data output


CE - Chip enable

WE - Write enable


SN 75150



SN 75154



SN 75451



Heinrich Dietz
Industrie-Elektronik
433 Mülheim-Ruhr
Solinger Straße 9
Tel. (0 21 33) 48 50 24
Telex 856 770

DIETZ

**Computer
SYSTEME**