

# **HP Vectra Technical Reference Manual Volume 1: Hardware**

 **Hewlett-Packard**



# Notice

The information contained in this document is subject to change without notice.

**Hewlett-Packard makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose.** Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced, or translated to another program language without the prior written consent of Hewlett-Packard Company.

© 1985 by Hewlett-Packard Co.  
Personal Office Computer Division  
974 East Arques Avenue  
P.O. Box 486  
Sunnyvale, CA 94086, U.S.A.

First Edition - August 1985  
Printed in U.S.A.



# FCC Statement

## *Federal Communications Commission Radio Frequency Interference Statement*

Warning: This equipment has been certified to comply with the limits for a Class B computing device, pursuant to Subpart J of Part 15 of FCC Rules. Only peripherals (computer input/output devices, terminals, printers, etc.) certified to comply with the Class B limits may be attached to this computer. Operation with non-certified peripherals is likely to result in interference to radio and TV reception.

### More About Radio and Television Interference

Because the HP Vectra PC generates and uses radio frequency energy, it may cause interference with radio and television reception in a residential installation.

Hewlett-Packard's system certification tests were conducted with HP-supported peripheral devices and HP shielded cables, such as those you receive with your system. The HP Vectra PC meets the requirements for a Class B computing device in accordance with the specifications of Part 15, Subpart J, of protection against interference with radio and television reception in a residential installation.

Hewlett-Packard provides instructions for using this computer in manuals covering setup, connection of peripheral devices, operation, service, and technical reference.

Installing and using the computer in strict accordance with Hewlett-Packard's instructions will minimize the chances that the HP Vectra PC will cause radio or television interference. However, Hewlett-Packard does not guarantee that the computer will not interfere with radio and television reception. If you think your computer is causing interference, turn it off to see if the radio or television reception improves. If the reception:

- Does not improve, your computer is not causing the problem.
- Does improve, your computer is causing the problem.

To correct interference, take one or more of the following steps:

- Relocate the radio or television antenna.
- Move the computer away from the radio or television.
- Plug the computer into a different electrical outlet, so that the computer and the radio or television are on separate electrical circuits.
- Make sure that all of your peripheral devices are certified Class B by the FCC.
- Make sure you use only shielded cables to connect peripheral devices to your computer.
- Consult your computer dealer, Hewlett-Packard, or an experienced radio/television technician for other suggestions.
- Order the FCC booklet called How to Identify and Resolve Radio-TV Interference Problems for the U.S. Government Printing Office, Washington, D.C. 20402.

# Table of Contents

<b>Preface</b> .....	xv
<b>SECTION 1. HP VECTRA OVERVIEW</b>	
<b>System Design Overview</b> .....	1
System Components .....	2
<b>Specifications and Environment</b> .....	3
<b>SECTION 2. PROCESSOR BOARD</b>	
<b>Memory</b> .....	10
ROM .....	10
RAM .....	10
Refresh Cycles .....	11
Parity .....	11
Memory Map .....	12
<b>80286 Processor</b> .....	13
Real-Address Mode .....	13
Protected Operating Mode .....	13
80286 Clock .....	14
<b>System Performance</b> .....	15
<b>System Timers/Counters</b> .....	18
<b>System Interrupts</b> .....	20
Interrupt Controller .....	20
Non-maskable Interrupts .....	22
<b>DMA Controller</b> .....	23
DMA Controller Clock Cycle .....	23
Controller Channels .....	23
Address Generation .....	24
<b>Backplane I/O</b> .....	28
Connectors .....	28
Power Availability .....	29
I/O Signal Descriptions .....	31
I/O Map .....	37
<b>Speaker</b> .....	39
<b>Attachment Connectors</b> .....	40
<b>Real Time Clock plus CMOS RAM</b> .....	41
Real-Time Clock .....	41
CMOS RAM Memory .....	42

<b>Flexible Disc Controller Subsystem</b> .....	44
Jumpers .....	44
FDC Function .....	46
System-to-Subsystem Interface.....	46
Accessible Registers .....	47
FDC-to-Disc Drive Interface.....	49
Control Signals .....	51
Data Signals .....	52
Status Signals .....	52

## **SECTION 3. BASIC INPUT/OUTPUT SYSTEM**

## **SECTION 4. KEYBOARD INTERFACE**

<b>Keyboard Controller</b> .....	55
Application Path .....	56
Keyboard Path .....	56
Output Lines.....	56
Input Line .....	57
<b>HP-HIL Interface</b> .....	57
Keyboard-to-System Interface .....	59
System-to-Keyboard Interface .....	59

## **SECTION 5. KEYSTROKES AND CHARACTERS**

## **SECTION 6. POWER SUPPLY**

<b>Input</b> .....	75
AC Inrush Current.....	75
Line Dropout .....	75
<b>Output</b> .....	75
Overvoltage Protection .....	76
Overcurrent Protection .....	76
AC Outlet .....	77
Undercurrent Protection.....	77
<b>Fan</b> .....	77
<b>I/O Channel Budget</b> .....	78
<b>PFAIL</b> .....	78

## SECTION 7. MULTI MODE VIDEO ADAPTER CARD

<b>Clock Cycle</b> .....	81
<b>Adapter-to-System Hardware</b>	
<b>Interface</b> .....	81
Jumpers and Connectors .....	81
<b>Character Generator ROM</b> .....	85
<b>RAM Access</b> .....	86
<b>Modes of Operation</b> .....	88
Alphanumeric Mode .....	88
Graphics Mode .....	89
Data Format for Graphic Mode .....	89
640 x 1 .....	89
<b>6845 CRT Controller</b> .....	90
Translation .....	91
Programming Accessible Registers .....	91

## SECTION 8. NUMERIC COPROCESSOR

<b>Real-Address Operating Mode</b> .....	99
<b>Protected Mode</b> .....	100
<b>Hardware Interface</b> .....	100
<b>Capability Extensions</b> .....	101

## SECTION 9. DISC DRIVE OVERVIEW

### HP45811A 360 Kbyte Internal Flexible

<b>Disc Drive</b> .....	104
Hardware Interface .....	105

### HP45812A 1.2 Mbyte Internal Flexible

<b>Disc Drive</b> .....	105
Media .....	106
Drive Performance .....	107
Hardware Interface .....	108

### Hard Disc Controller Subsystem

Hardware Interface .....	109
Registers .....	110
Memory .....	110
HP45816A 20 Mbyte Hard Disc Subsystem .....	112
Drive-to-Controller Interface .....	113
HP45817A 40 Mbyte Hard Disc Subsystem .....	113
Drive-to-Controller Interface .....	114

## **SECTION 10. MEMORY EXPANSION CARDS**

<b>Parity and Refresh</b> .....	115
<b>Clock Cycles</b> .....	116
<b>Switches</b> .....	116

## **SECTION 11. SERIAL/PARALLEL CARD**

<b>Serial Portion of the Card</b> .....	122
Serial Jumpers .....	122
Serial Port Interface to the System .....	123
Registers .....	124
Serial Port Cables .....	133
<b>Parallel Portion of the Card</b> .....	134
Parallel Jumpers .....	134
Parallel Port Interface to the System .....	135
Registers .....	137
Parallel Port Cable .....	139

## **SECTION 12. SCHEMATICS**

<b>Processor Board</b> .....	142
<b>Processor Extension Card</b> .....	162
<b>Multi-Mode Video Adapter Card</b> .....	167
<b>1.2 Mb Memory Expansion Card</b> .....	172
<b>Serial/Parallel Adapter Card</b> .....	176

## **Appendix A**

<b>Keyboards and Character Set</b> .....	177
--	-----

**Glossary**

**Bibliography**

**Index**

## Illustrations

	page
1. Basic Components of the Vectra PC system . . . . .	2
2. Internal Components of the HP Vectra . . . . .	3
3. I/O Card Dimensions . . . . .	5
4. Layout of the Processor Board . . . . .	8
5. Processor Board Block Diagram . . . . .	9
6. RAM Organization . . . . .	11
7. JU2 Configurations . . . . .	16
8. Timer Block Diagram . . . . .	18
9. Interrupt Controller Structure . . . . .	21
10. DMA Address Generation . . . . .	25
11. I/O Channel Connectors . . . . .	29
12. FDC Jumper Configurations . . . . .	45
13. Keyboard Interface Block Diagram . . . . .	58
14. HP Vectra Keyboard (English) . . . . .	60
15. Power Supply Components . . . . .	74
16. Power Supply Cabling . . . . .	74
17. PFAIL Timing Diagram . . . . .	78
18. Multi-Mode Video Adapter Card Block Diagram . . . . .	80
19. Multi-Mode Video Adapter Card Layout . . . . .	81
20. W2 Configurations . . . . .	82

21. HP Vectra Drive Cage .....	103
22. SW1, SW2, SW3, and SW4 Switch Locations.....	111
23. SW1 and SW2 Switch Locations .....	117
24. 1 MB Memory Card Address Switch Settings .....	118
25. 1/2 MB Memory Card Address Switch Settings .....	119
26. J1 and J2 Locations.....	121
27. J1 Configurations .....	122
28. J2 Configurations .....	135

## List of Tables

	page
1.1 Specifications and Environment.....	4
2.1 System Memory Map .....	12
2.2 Wait-State Generation .....	17
2.3 DMA Port Assignments .....	26
2.4 62-Pin Connector Assignments .....	30
2.5 36-Pin Connector Assignments .....	31
2.6 I/O Address Map.....	37
2.7 P4 Speaker/Keylock Connector .....	39
2.8 P3 Power/Battery Connector Pin Assignments .....	40
2.9 CMOS RAM Memory Map.....	43
2.10 Accessible Registers .....	47
2.11 Control Interface Pin Assignments.....	50
3.1 BIOS Interrupt Summary.....	53
4.1 Keyboard Connector Pin Assignments .....	58
6.1 System Totals Output Voltages and Current.....	76
7.1 HP45981A-to-System Pin Assignments .....	83
7.2 Light Pen Connector (P5) Pin Assignments .....	84
7.3 Direct Connect (RGB) Monitor Connector (J1) Pin Assignments .....	84

7.4 Composite Video Connector (J2) Pin Assignments . . . . .	84
7.5 Color Adapter Connector (P3) Pin Assignments . . . . .	85
7.6 SPU Access and Display Access . . . . .	87
7.7 Initial Chip Values . . . . .	90
7.8 I/O Registers. . . . .	92
9.1 360Kb Internal Disc Drive Drive Performance . . . . .	104
9.2 DC Power Interface Pin Assignments. . . . .	105
9.3 1.2Mb Internal Flexible Disc Drive Drive Performance . . .	108
9.4 DC Power Interface Pin Assignments. . . . .	108
9.5 BIOS and I/O Address Switch Settings. . . . .	111
9.6 HP45816A Drive Performance . . . . .	112
9.7 HP45817A Drive Performance . . . . .	114
11.1 Serial Port Pin Assignments . . . . .	123
11.2 Accessible Registers . . . . .	124
11.3 Interrupt Priority . . . . .	128
11.4 HP2452M Serial US/European Modem Cable Pin Assignments . . . . .	133
11.5 HP24542G and HP24542H Serial Printer Cables Pin Assignments . . . . .	134
11.6 Parallel Port Pin Assignments . . . . .	136
11.7 Accessible Registers . . . . .	137
11.8 HP24542D Parallel Cable Pin Assignments . . . . .	140

# PREFACE

The *HP Vectra Technical Reference Manual* is divided into two volumes. Volume 1 is focused on the hardware. It is intended for use by design engineers, system programmers, or any other person who wishes to know the HP Vectra PC at a very detailed technical level.

This volume consists of a hardware description of the processor board and the components of the board. A basic capability description and a system interface description is given. Included in the description of the processor board are: memory and I/O address maps, backplane I/O pin assignments and signal descriptions, connectors, and subsystem-to-system register definitions.

Also included is a description of the accessory cards that append to the system through the backplane I/O channels. The emphasis of the accessory card description will be the interfaces the cards have with the system. The information is limited to the port addresses, pin assignments and signal definitions, register definitions, and jumpers.

This manual also includes: a glossary, a bibliography, and an index. A glossary is given for HP-specific term clarification. The bibliography should be used to aid the engineer or the programmer in search of detailed data on a specific chip or circuit. Hewlett-Packard defines some specifications for the IC's, therefore, some parameters may vary. The index is an alphabetical listing of important subjects. It is used to refer the reader to the appropriate page(s) for a listed subject.



# SECTION 1. HP VECTRA PC OVERVIEW

## System Design Overview

The Hewlett-Packard Vectra PC is designed to provide a wide range of system solutions for the computing needs of today. The system architecture supports a wide range of expansion capabilities, and it is compatible with a broad line of industry standard software and hardware.

The heart of the HP Vectra PC system is the Intel 80286 microprocessor. The 80286 is one of the most powerful microprocessors available today, yet it maintains a high degree of compatibility with 8086/8088 microprocessor used in many industry standard personal computers. The HP Vectra PC owes much of its power and flexibility to the inherent capabilities of the 80286.

The basic HP Vectra PC systems contain either 256 Kbytes or 640 Kbytes of internal RAM. The 256 Kbyte memory may be expanded up to 640 Kbytes without using internal expansion cards. All HP Vectra PC systems come with 64 Kbytes of system firmware. An additional 192 Kbytes of firmware may be added in modules, bringing the total to 256 Kbytes of ROM.

The HP Vectra PC has mounting space and power connections for three internal disc drives. Three different disc drive units are available: a 360 KB Internal Flexible Disc Drive, a 1.2 MB Internal Flexible Disc Drive, and a 20 Mbyte hard disc drive. The hard disc drive may be installed along with two flexible discs. The flexible drives may be of the same type, or a 360 KB and a high-capacity (1.2 MB) drive may be installed together. Another option could be, two hard disc drives installed with one flexible disc drive.

Expandibility is the focus of the HP Vectra PC system. The system is equipped with seven backplane expansion slots. Through the use of internal expansion cards, the HP Vectra PC can support many types of peripheral products. In addition, the HP Vectra PC includes the HP Human Interface Link (HP-HIL) which provides a flexible interface with a wide range of input devices.

## System Components

Typical HP Vectra PC systems have certain basic components, regardless of the configuration. Figure 1 shows the basic components contained in any HP Vectra PC system. The components marked with an asterisk have certain options, but are nonetheless required.

### Basic Components of the HP Vectra PC System




Figure 1

The computer contains the processor board and the processor extension card, the power supply, and up to three internal disc drives. Figure 2 shows these components.

## Internal Components of the HP Vectra




Figure 2

## Specifications and Environment

The following table defines the HP Vectra PC system specifications and operating environment.


Table 1.1

## Specifications and Environment

Mainframe Dimensions	
Length	42.5cm (16.7 in.)
Height	16.0cm ( 6.3 in.)
Width	39.0cm (15.4 in.)
Keyboard Dimensions	
Length	52.5cm (20.6 in.)
Height	3.5cm ( 1.3 in.)
Width	22 cm ( 8.8 in.)
Weight 11.8kg (26 lbs.) (includes one flexible disc drive)	
Temperature Limits	
Operating	5 C to 40 C (41 F to 104 F)
Storage	– 55 C to 75 C (– 67 F to 158 F)
Humidity	
Operating	5-80% RH
Storage	90% for 24 hours
Power	
BTU output	710 BTU/hour maximum
AC input	115V at 50/60 Hz (+ / – 5%)
	230V at 50/60 Hz (+ / – 5%)
Power Consumption	
360W (450W) maximum with 110V (220V) supply, convenience outlet unused.	
510W (600W) maximum with 110V (220V) supply, convenience outlet used.	
FCC compliance Class B	
Maximum Operating Altitude at 40 degrees C: 2286m (7500 ft.)	
Cable length	
Video Cable	1m and 3m (3.28 ft. and 9.84 ft.)
HP-HIL Cable	2.5m (8.2 ft.)

The following are drawings of backplane I/O expansion cards. The maximum dimensions of these cards are given in the figure.

## I/O Card Dimensions



**Figure 3**



## SECTION 2. PROCESSOR BOARD


The cpu of the processor board is the Intel 80286 microprocessor. Other components of this board are:

- ★ 16MHz system clock
- ★ three programmable timers
- ★ seven backplane I/O slots
- ★ 19-level interrupt controller
- ★ 7-channel DMA
- ★ CMOS real-time clock plus RAM chip that operates with battery back-up when the system is off or during a power failure
- ★ keyboard and input device controller
- ★ speaker attachment
- ★ flexible disc controller subsystem

A processor extension card for memory is attached to the processor board of the HP Vectra PC through connector P5.

The following illustration is a layout of the processor board (HP assembly number 45935-60001). Included in the illustration are the components and the connectors.


## Layout of the Processor Board



**Figure 4**

The following illustration is a block diagram of the processor board.

# Processor Board Block Diagram



**Figure 5**

The block diagram illustrates the flow of operation.

# Memory

The processor extension card on the processor board contains the system RAM with parity, and the 64 Kbytes of system ROM. The 256 Kbytes RAM processor extension card (HP assembly number 45935-60002) can be expanded to a maximum of 640 Kbytes RAM by 128 Kbytes increments without additional I/O cards. The 640 Kbyte processor extension card (HP assembly number 45945-60002) is considered fully loaded.

## ROM


The processor extension card has four ROM sockets; two at hex address F0000 (even and odd), and two at hex address E0000. The following chart shows where the ROM sockets are addressed. These sockets can accept either 16 Kbyte (16K x 8) or 32 Kbyte (32K x 8) parts. The 16 Kbyte parts start at hex address E8000; the 32 Kbyte parts start at hex address E0000. The HP Vectra PC is equipped with two 32 Kbyte parts. Their access time is 170ns.

	Even	Odd
System	F0000	U183
Open	E0000	U152
	U191	U192

## RAM

The RAM chips used in the HP Vectra PC have an access time of 150ns and a cycle time of 275ns. The parts used for the system RAM are 256 Kbit parts (64K x 4). The parts used for parity are 64 Kbit parts (64K x 1). The following figure illustrates the RAM organization.

## RAM Organization



**Figure 6**

## Refresh Cycles

The refresh controller operates from the 8 MHz system clock. A RAM refresh occurs approximately once every 16us. Each refresh cycle requires five system clock cycles.

## Parity

Parity is generated for each byte of RAM during write operations, and checked during read operations. If a parity error occurs, the

parity check (PCK) signal is generated. If PCK is enabled, a non-maskable interrupt (NMI) occurs.

## Memory Map

The 80286 can address 1 Mbyte of system memory in the real-address mode, and 16 Mbytes in the protected mode. Certain areas in memory have been specified or mapped for various system functions. These areas are defined in table 2.1.

Table 2.1

### System Memory Map

Address	Description	Function
000000-09FFFF	Processor ext. card memory	Real-address mode system RAM
0A0000-0BFFFF	Video RAM	Reserved for video display card.
0C0000-0DFFFF	I/O Expansion ROM	Reserved for ROM modules on I/O cards.
0E0000-0EFFFF	Processor ext. card	Reserved for ROM on processor extension card
0F0000-0FFFFF	Processor ext. card ROM	Used for system firmware on processor extension card.
-----End of Real-Address Mode Memory Boundary-----		
100000-FDFFFF	I/O channel memory	Expansion memory
FE0000-FEFFFF	Processor ext. card ROM	Duplicate mapping of ROM on processor extension card.
FF0000-FF0000	Processor ext. card ROM	Duplicate mapping of firmware on processor extension card.

# 80286 Processor

HP Vectra PC utilizes the Intel 80286 microprocessor. The 80286 has a 24-bit address bus (a 16 Mbyte physical address range), a 16-bit data bus, and a comprehensive instruction set. The 80286 supports two addressing modes: the real-address mode and the protected mode. These modes of operation are detailed in the following sections.

## Real-Address Mode

In real-address mode the 80286 operates as a high performance 8086. It supports 1 Mbyte of contiguous system memory using 20 address bits (A0-A19). With a few differences (which are described in the *HP Vectra Technical Reference Manual Volume 2: System BIOS* the 80286 is object code compatible with the 8088 and 8086 microprocessors. In addition, the 80286 supports several new instructions in the real-address mode not found in the 8088 or 8086. All system software (i.e., ROM BIOS, MS-DOS Version 3.1, etc.) currently operates only in the real-address mode.

## Protected Operating Mode

The protected mode allows the use of the extended features of the 80286. These include 1 Gigabyte of virtual address space, 16 Mbytes of physical address space, on-board memory management, and four-level memory protection. The protected mode is designed to support multitasking/multiuser operating systems and highly advanced languages. When the 80286 is operating in the protected mode, it is not object code compatible with the 8088 and 8086 software. Several new instructions are provided in the protected mode to control these advanced features. These instructions are not compatible with the 8088, 8086, or the 80286 operating in the real-address mode.

## 80286 Clock

The 80286 processor clock is generated by the 82284 clock chip. A 16 MHz crystal serves as the input to the 82284 oscillator. The 82284 outputs a 16 MHz signal which serves as the input clock for the 80286. (This signal is called PROCCLK in the schematics.) This signal is divided by two to get the 8 MHz SYSCLK signal which is present on the I/O channel. In addition, the 82284 provides power-on reset and wait-state synchronization.


## System Performance

The HP Vectra PC employs a 16 MHz clock to drive the 80286 at 8 MHz. There is a 14.318 MHz clock used to provide a timing clock for the I/O bus and the system timer/counter. The 14.318 MHz clock has a variable capacitor for fine tuning.

The 80286 requires two clock cycles (SYSCLK) to complete a bus cycle. With an 8 MHz clock, this translates into a 250ns bus cycle time. This bus cycle time is too fast for many memory and I/O devices, therefore, wait-states are inserted. The processor board is configured to insert one wait-state in every bus cycle. This extends the bus cycle time to 375ns, allowing standard memory devices sufficient time. This is the bus cycle time for all 16-bit transfers, either I/O or memory.

Any transfer to an 8-bit device requires additional wait-states. The number of extra wait-states depends on the setting of jumper JU2 on the processor board. It has two positions and may be set for four or five wait-states (including the one normally inserted) for each 8-bit transfer. Figure 7 shows the configuration settings for JU2.

## JU2 Configurations



**Figure 7**

The following table summarizes the number of wait-states inserted for different types of data transfer.

Table 2.2

**Wait-State Generation**

TRANSFER TYPES	POSITION 1 WAIT-STATES	POSITION 2 WAIT-STATES	NORMAL CYCLES	TOTAL
16 to 16	1	1	2	3
8 to 8	4	5	2	6 or 7*
16 to 8	8	10	4	12 or 14*
8 to 16	8	10	4	12 or 14*

The HP Vectra PC has provisions to maximize system performance when fast memory and I/O devices are installed in the I/O channel connectors. The ~0WS signal may be asserted by a peripheral to signal the processor board to insert fewer wait-states. If this signal is asserted during a transfer to a 16-bit device, no wait-states will be inserted. If it is asserted during a transfer to an 8-bit device, either two or three wait-states will be inserted, depending on the timing of the assertion.

---

\*Depends on setting of JU2.


# System Timers/Counters

The HP Vectra PC contains the Intel 8254 timer/counter device which provides three independent 16-bit counters. The input frequency of 1.19MHz is derived from the 14.318 MHz system timing clock. The minimum time resolvable is approximately 838 nanoseconds (1 input clock cycle), and the maximum is 55 milliseconds (65,536 clock cycles).

All three timers have dedicated system uses. Timer 0 is used to generate the real-time clock interrupt. Counter 1 is dedicated to RAM refresh. No attempt should be made to reprogram this channel. Counter 2 is used to drive the speaker.

Counter 2 has a Gate input which is under program control. This Gate input is Bit 0 of "Port B" (61H). Setting this bit to 0 inhibits counting action, effectively turning the speaker off. In addition, bit 1 is "AND"ed with the timer output; writing a 0 also disables the speaker. The following is a block diagram of the timer.

**Timer Block Diagram**



**Figure 8**

The 8254 occupies four port addresses; three are used to load count values into each of the timer channels, the fourth is used as a command and status port. The port addresses are listed in the following chart.

ADDRESS	PORT
040H	Channel 0 counter
041H	Channel 1 counter
042H	Channel 2 counter
043H	Command register

# System Interrupts

The 80286 microprocessor provides a non-maskable interrupt (NMI) bit that can be set and reset with system programs. An interrupt controller provides another 19-levels of system interrupt.

The Intel 8259A interrupt controller chip U107 is the master chip. Cascaded to the master chip are two other 8259A chips. Each chip has an 8-bit interrupt request function. The primary function of the third controller chip is keyboard and input device interface. The following chart gives the port addresses of the interrupt controllers.

020H	Master 8259A Port 0
021H	Master 8259A Port 1
0A0H	Slave 8259A (#2) Port 0
0A1H	Slave 8259A (#2) Port 1
07CH	Slave 8259A (#3) Port 0
07DH	Slave 8259A (#3) Port 1

## Interrupt Controller

The following figure indicates the possible interrupt vector offset mappings. The current address in hex is given in the parentheses. In the far right hand column is the function of the interrupt vector employed by HP Vectra.

## Interrupt Controller Structure

IRQ	VECTOR NUMBER	VECTOR ADDRESS	INTERRUPT SOURCE
INT 1 MASTER	0	08H	000020H Timer 0 Output
	1	09H	000024H Cascade From Controller #3
	2	0AH	000028H* Cascade From Controller #2
	3	0BH	00002CH Serial Port 2
	4	0CH	000030H Serial Port 1
	5	0DH	000034H Parallel Port 1
	6	0EH	000038H Flexible Disc Controller
	7	0FH	00003CH Parallel Port 2
INT 2 SLAVE	8	70H	0001C0H Real Time Clock
	9	71H	0001C4H IRQ9 - I/O Channel
	10	72H	0001C8H Reserved
	11	73H	0001CCH Reserved
	12	74H	0001D0H Reserved
	13	75H	0001D4H Coprocessor (80287)
	14	76H	0001D8H Hard Disc Controller
	15	77H	0001DCH Reserved
INT 3 SLAVE	16	68H	SVC Request - 8041
	17	69H	OBF - 8041
	18	6AH	0001A8H Reserved
	19	6BH	0001ACH Reserved
	20	6CH	0001B0H HPHIL Controller
	21	6DH	0001B4H Reserved
	22	6EH	0001B8H Reserved
	23	6FH	0001BCH Reserved

Figure 9

\*Vector from IRQ9 should be repeated here for industry standard compatibility.

Only one interrupt level may be active for each signal. The duplicates must be masked off using the 8259A interrupt mask register.

## Non-maskable Interrupts

The non-maskable interrupt is used to process the system response to a memory parity error, an error signaled by an expansion card through the I/O CHCK signal, or a hard reset from the keyboard. The signal is masked from the 80286 at system reset, and must be enabled by the system software. The NMI signal is enabled by setting bit 7 of port 70H to 0, or it can be masked by setting the same bit 7 to 1.

The NMI generates a type 2 interrupt. The vector to the service routine should be placed at 0000:0008H. Refer to the *HP Vectra Technical Reference Manual Volume 2: System BIOS* for additional information regarding programming considerations.

# Direct Memory Access (DMA) Controller

DMA control is provided by two Intel 8237A chips that provide timing, control functions, and most of the address generation, and a 74LS612 page register IC that generates the most significant memory address bits. Each 8237A chip supports four channels, with DMA controller 2 cascaded to DMA controller 1 for seven DMA channels. The DMA controller regulates transfers from I/O to memory or from memory to I/O. Buffering the system address bus and the system backplane bus signals with three-state gates permits DMA operations to take over the bus.

## DMA Controller Clock Cycle

The DMA controller operates at 4MHz, which results in a clock cycle time of 250ns. The DMA clock is derived by dividing the backplane clock by two. All DMA data transfers use five DMA clock cycles with a sum of 1.25us. Not included in this time are the cycles spent in transfer of bus control to the DMA controller.

## Controller Channels

DMA allows an I/O device to gain direct access to the system bus via the backplane channel connectors. The DMA controller allows prioritized bus access for individual devices.

DMA controller 1 contains channels 0 through 3. It supports 8-bit data transfers between 8-bit I/O devices and 8-bit or 16-bit memory. During 8-bit to 16-bit transfers the backplane state machine provides the required multiplexing. Each channel can transfer data throughout the 16 Mbyte system address space in 64 Kbyte blocks.

DMA controller 2 contains channels 4 through 7. Channel 4 is used to cascade controller 1 to the 80286 microprocessor, and is unavailable. Channels 5, 6, and 7 support 16-bit data transfers between 16-bit I/O adapters, and 16-bit memory.


These 16-bit DMA channels can transfer data throughout the 16 Mbyte system address space in 128 Kbyte blocks (64 Kbyte words). Each 128 Kbyte block is a page of memory. All DMA memory transfers through channels 5-7 must occur on even-byte boundaries.

## Address Generation

Addresses for DMA channels are not incremented or decremented through page boundaries. The following figure shows the 24-bit system address is generated by the DMA controller and the DMA page register together.

## DMA Address Generation

### 8-BIT MODE



### 16-BIT MODE




Figure 10

The following table defines the port addresses for the DMA controller.

Table 2.3

## DMA Port Assignments

PORT ADDRESS	IC	REGISTER
0000H	DMA # 1	Ch 0 Address
0001H		Ch 0 Count
0002H		Ch 1 Address
0003H		Ch 1 Count
0004H		Ch 2 Address
0005H		Ch 2 Count
0006H		Ch 3 Address
0007H		Ch 3 Count
0008H		Read Status/Write Command
0009H		Write Request
000AH		Write Single Mask Register Bit
000BH		Write Mode Register
000CH		Clear Byte Pointer Flip-flop
000DH		Read Temporary Reg/Write Master Clear
000EH		Clear Mask Register
000FH		Write All Mask Register Bits
0081H	Page Reg	Channel 2 A16 - A23
0082H		Channel 3 A16 - A23
0083H		0083H Channel 1 A16 - A23
0087H		Channel 0 A16 - A23
0089H		Channel 6 A17 - A23
008AH		Channel 7 A17 - A23
008BH		Channel 5 A17 - A23
008FH		Refresh

PORT ADDRESS	IC	REGISTER
00C0H	DMA # 2	Ch 4 Address
00C2H		Ch 4 Count
00C4H		Ch 5 Address
00C6H		Ch 5 Count
00C8H		Ch 6 Address
00CAH		Ch 6 Count
00CCH		Ch 7 Address
00CEH		Ch 7 Count
00D0H		Read Status / Write command
00D2H		Write Request
00D4H		Write Single Mask Register Bit
00D6H		Write Mode Register
00D8H		Clear Byte Pointer Flip-flop
00DAH		Read Temporary Reg/Write
		Master Clear
00DCH		Clear Mask Register
00DEH		Write All Mask Register Bits

Note, the I/O ports for DMA controller 1 (for 8-bit transfers) are located on consecutive addresses, while the ports for controller 2 are on even-byte addresses. All registers should be loaded with valid parameters after power-up or reset. This should be done even if some channels are unused.

## Backplane I/O

The backplane I/O channel supports accessory cards. Included in the I/O channel support are 11-levels of interrupt and 7 DMA channels. The I/O channel allows either 8-bit or 16-bit data bus access, 24-bit memory address, control lines for memory and I/O, refresh of dynamic memory, and wait-state generation.

I/O devices are addressed using I/O address space hex 100 to hex 3FF. The channel is designed so that 512 I/O device addresses are available to the I/O channel accessory cards.

## Connectors

The I/O channel connectors are located at the upper left of the processor board. J1 and J6 only support 8-bit I/O devices. These slots use 62-pin connectors. Slots J2, J3, J4, J5, and J7 each consist of a 62-pin connector and a 36-pin connector. The corresponding 36-pin connectors are J10, J11, J12, J13, and J15, respectively. These five slots can be used for either 8-bit or 16-bit I/O devices. Figure 11 shows the I/O channel connectors location.

## I/O Channel Connectors




Figure 11

## Power Availability

The backplane I/O channel is sufficiently powered to drive seven system expansion slots. For a complete channel power budget refer to the Section 6.

Table 2.4 gives the 62 pin assignments for the backplane I/O connectors. Table 2.5 gives the 36 pin assignments for the

backplane I/O connectors. The signals are alphabetically described in the section following the tables. The “~” (tilde) symbol is used before the signals that are defined as active low.

Table 2.4

## 62-Pin Connector Assignments

Circuit Side			Component Side		
Pin	I/O	Signal Name	Pin	I/O	Signal Name
B1		GND	A1	I	~I/O CH CK
B2	O	RESET DRV	A2	I/O	SD7
B3		+ 5Vdc	A3	I/O	SD6
B4	I	IRQ9	A4	I/O	SD5
B5		– 5Vdc	A5	I/O	SD4
B6	I	DRQ2	A6	I/O	SD3
B7		– 12Vdc	A7	I/O	SD2
B8	I	0WS	A8	I/O	SD1
B9		+ 12Vdc	A9	I/O	SD0
B10		GND	A10	I	~I/O CH RDY
B11	O	~SMEMW	A11	O	AEN
B12	O	~SMEMR	A12	I/O	SA19
B13	I/O	~IOW	A13	I/O	SA18
B14	I/O	~IOR	A14	I/O	SA17
B15	O	~DACK3	A15	I/O	SA16
B16	I	DRQ3	A16	I/O	SA15
B17	O	~DACK1	A17	I/O	SA14
B18	I	DRQ1	A18	I/O	SA13
B19	I/O	~REFRESH	A19	I/O	SA12
B20	O	SYSCLK	A20	I/O	SA11
B21	I	IRQ7	A21	I/O	SA10
B22	I	IRQ6	A22	I/O	SA9
B23	I	IRQ5	A23	I/O	SA8
B24	I	IRQ4	A24	I/O	SA7
B25	I	IRQ3	A25	I/O	SA6
B26	O	~DACK2	A26	I/O	SA5
B27	O	T/C	A27	I/O	SA4
B28	O	BALE	A28	I/O	SA3
B29		+ 5Vdc	A29	I/O	SA2
B30	O	OSC	A30	I/O	SA1
B31		GND	A31	I/O	SA0

Table 2.5

**36-Pin Connector Assignments**

Circuit Side			Component Side		
Pin	I/O	Signal Name	Pin	I/O	Signal Name
D1	I	~MEM CS16	C1	I/O	~SBHE
D2	I	~I/O CS16	C2	I/O	LA23
D3	I	IRQ10	C3	I/O	LA22
D4	I	IRQ11	C4	I/O	LA21
D5	I	IRQ12	C5	I/O	LA20
D6	I	IRQ15	C6	I/O	LA19
D7	I	IRQ14	C7	I/O	LA18
D8	O	~DACK0	C8	I/O	LA17
D9	I	DRQ0	C9	I/O	~MEMR
D10	O	~DACK5	C10	I/O	~MEMW
D11	I	DRQ5	C11	I/O	SD8
D12	O	~DACK6	C12	I/O	SD9
D13	I	DRQ6	C13	I/O	SD10
D14	O	~DACK7	C14	I/O	SD11
D15	I	DRQ7	C15	I/O	SD12
D16		+5Vdc	C16	I/O	SD13
D17	I	~MASTER	C17	I/O	SD14
D18		GND	C18	I/O	SD15

**I/O Signal Descriptions**

Signal	I/O	Description
AEN	O	This signal is used to inform the system that the DMA controller has control of the address and control buses. This signal is active during DMA transfers.
BALE	O	This is the buffered ALE signal from the 82288 bus controller. Its falling edge indicates valid address and control signals. BALE is forced high during DMA cycles.

Signal	I/O	Description
~DACK0-3 ~DACK5-7	O	These signals are used by the processor board to acknowledge DMA requests. They are active low.
DRQ0-DRQ3 DRQ5-DRQ7	I	These lines are used by adapter cards to request DMA service or to gain control of the system. The DMA channels are prioritized with Channel 0 having the highest priority and channel 7 having the lowest. The signal must be held high until its corresponding acknowledge signal is asserted.
~I/O CHCK	I	This signal is used by an adapter card to indicate to the system that an error has been detected on the card. This signal is active low.
~I/O CH RDY	I	This signal is used to synchronize slow memory or I/O devices during read and write operations. If an adapter card wishes to extend a read or write operation, it should pull this line low as soon as a valid address and a read or write command is detected. A read or write operation should not be extended to more than 15 SYSCLK cycles. Clock cycles added via this signal are in addition to any added by the system.
~I/O CS16	I	This signal is used to indicate to the system that the adapter board can perform 16-bit I/O operations. The driver should be an open collector or a tri-state device capable of sinking 20ma.
~IOR	I/O	This signal indicates an I/O read cycle is in progress. IOR may be driven by a DMA controller or by an external microprocessor (if MASTER is asserted). This signal is active low.

Signal	I/O	Description
~IOW	I/O	This signal indicates an I/O write cycle is in progress. IOW may be driven by a DMA controller or by an external microprocessor (if MASTER is asserted). This signal is active low.
IRQ3-IRQ7 IRQ9-IRQ12 IRQ14, IRQ15	I	These signals are used by adapter cards to signal request for interrupt service. The signal are edge sensitive, and are asserted by a low to high transition. The signal must be held high until the interrupt is acknowledged. The signals are prioritized; the following list gives their relative priorities starting with the highest.
		IRQ9, IRQ10, IRQ11, IRQ12, IRQ14, IRQ15, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7
LA17-LA23	I/O	These are the upper system address lines. When combined with SA0-SA19 they produce 16 Mbytes of memory address space. These signals are not latched on the processor board; they should be latched by the adapter card on the trailing edge of BALE. LA17-LA23 may be driven by a DMA controller or processor on the I/O channel.
~MASTER	I	This signal is used by an adapter card to disable the 80286 and gain control of the system buses. In order to gain control, one of the DMA channels must be placed in the cascade mode, and the adapter card must issue a DRQ request and receive a DACK acknowledge. The adapter card may then assert MASTER and gain control of the system. It must wait one clock cycle before attempting to drive the address or data lines, and two clock cycles before issuing a read or write command. Holding this signal low for 15 us or more may cause a loss of memory due to the absence of refresh.

Signal	I/O	Description
~ MEM CS16	I	This signal is used to indicate to the system that the adapter board can perform 16-bit memory operations. The driver should be an open collector or a tri-state device capable of sinking 20ma. This signal should be derived from LA17 - LA23.
OSC	O	This is a 14.318 MHz timing reference signal. It has a 50% duty cycle and a period of approximately 70 ns. This signal is asynchronous with the SYSCLK.
~REFRESH	I/O	This signal indicates a memory refresh operation is in progress. This signal may be driven by a processor on the I/O channel. This signal is active low.
RESET DRV	O	This signal is used to reset all system devices during power-on resets and indicate low line-voltage conditions. The signal is active high.
SA0-SA19	I/O	These are the system address lines. When combined with LA17-LA23 they produce 16 Mbytes of memory address space. SA0-SA19 begin to change on the rising edge of BALE, and are latched for the duration of the cycle by the falling edge of BALE. SA0-SA19 may be driven by a DMA controller or processor on the I/O channel. The system refresh controller places the refresh address on SA0-SA7 during refresh cycles.
SBHE	I/O	This signal indicates that data is to be transferred on SD8-SD15. SBHE indicates a 16-bit transfer or an 8-bit transfer to an odd address (A0 = 1) is progress.

Active low

Signal	I/O	Description
SD0-SD15	I/O	This is the system data bus. Data is transferred to and from the system on these lines. Sixteen-bit transfers occur on SD0-SD15. Eight-bit transfers occur on SD0-SD7, unless SBHE is asserted. In which case, data is transferred on SD8-SD15. Sixteen-bit to 8-bit transfers are multiplexed by the backplane state machine into two 8-bit transfers on SD0-SD7.
~SMEMR ~MEMR	O I/O	These signals indicate a memory read cycle is in progress. MEMR may be driven by a DMA controller or by an external microprocessor (if MASTER is asserted). ~SMEMR is active if ~MEMR is active and the address decode circuit indicates a valid address in the bottom 1 Mbyte of memory space. Both of these signals are active low.
~SMEMW ~MEMW	O I/O	These signals indicate a memory write cycle is in progress. ~MEMW may be driven by a DMA controller or by an external microprocessor (if MASTER is asserted). ~SMEMW is active if ~MEMW is active and the address decode circuit indicates a valid address in the bottom 1 Mbyte of memory space. Both of these signals are active low.
SYSCLK	O	This is the 8 MHz processor system clock. It has a 50% duty cycle and a period of approximately 125 ns. This signal can be used to synchronize activities to the 80286.
T/C	O	This signal informs the system that the terminal count for one of the DMA channels has been reached. The signal is active high.

Signal	I/O	Description
~OWS	I	This signal indicates to the system that a read or write operation can take place without additional system generated wait-states. To perform a 16-bit memory cycle with zero wait-states, this signal should be asserted as soon as a valid address decode and a read or write command is detected. To shorten cycles for 8-bit devices, ~OWS should be asserted on the falling edge of SYSCLK after detecting a valid address and a read or write command for two wait-states. If asserted on the second falling edge of SYSCLK after detecting a valid address and a read or write command, three wait-states will be generated for 8-bit devices. The driver should be an open collector or a tri-state device capable of sinking 20ma.

## I/O Map

The HP Vectra uses the first 1024 I/O port addresses, 000H through 3FFFH. Note that ports 000H through OFFH are reserved for I/O on the processor board and ports 100H through 3FFH are available to adapters connected to the seven I/O channel connectors. The one exception to this is the flexible disc controller subsystem, which uses either I/O ports 3F0H through 3F7H (when configured for its primary address) or I/O ports 370H through 377H (when configured for its secondary address), even though it resides on the processor card.

Table 2.6

**I/O Address Map**

IO Address Range	Device
000-01FH	DMA Controller, 8237
020-03FH	Master Interrupt Controller, 8259
040-05FH	Timer, 8254
060H	Keyboard Data Buffer, 8041
061H	Port B R/W
062H	Unused
063H	Unused
064H	Keyboard Command Buffer, 8041
065H-067H	Unused
068H	HP 8041 Control Buffer-Write Only
069H	HP 8041 SVC-Read Only
06AH	HP 8041 Clear Processing Done-Write
06BH	Unused
06CH-06FH	HP-HIL
070H	NMI/RTC Address Buffer, MC146818
071H	CMOS/RTC Data buffer, MC146818
072-077H	Unused
078H	Hard Reset:NMI enable/disable
079-07BH	Unused
07CH-07DH	Interrupt Controller 3, 8259
080-09FH	DMA Page Register, 74LS612
0A0-0BFH	Interrupt Controller 2,8259
0C0-0DFH	DMA Controller 2, 8237
0F0H	Clear Numeric Coprocessor "BUSY", 80287
0F1H	Reset Numeric Coprocessor, 80287
0F8-0FFH	Numeric Coprocessor, 80287

I/O Channel	
1F0H-1F8H	Hard Disc Subsystem
200H-207H	Reserved for Game I/O
278H-27FH	Parallel Printer Port 2
2F8H-2FFH	Serial Port 2
300H-31FH	Reserved for Prototype Card
360H-36FH	Reserved
378H-37FH	Parallel Printer Port 1
380H-38FH	Reserved
3A0H-3AFH	Reserved
3B0H-3BFH	Multi-Mode Video Adapter Card, HP45981A
3C0H-3CFH	Reserved
3D0H-3DFH	Reserved
3F0H-3F7H	Flexible Disc Controller Subsystem
3F8H-3FFH	Serial Port 1

# **Speaker**

The tones for the HP Vectra PC are produced in a 2 1/4 inch permanent-magnetic speaker. The speaker can be driven by the I/O port output bit and/or the 8254A timer/counter's clock out.

Table 2.7

## **P4 Speaker/Keylock Connector**

<b>Pin</b>	<b>Assignment</b>
1	Speaker Data
2	+ 5 Vdc
3-4	Key
5	Keyboard inhibit
6	Key
7	Ground

# Attachment Connectors

The following tables define the pin assignments for the Power/Battery connector P3. Refer to figure 4 for the locations of these connectors.

Table 2.8

## P3 Power/Battery Connector Pin Assignments

Pin	Assignment
1	Return for + 12M
2	+ 12M
3-7	+ 5 Vdc
8	Key
9-13	Ground
14	+ 12 Vdc
15	- 12 Vdc
16	- 5 Vdc
17	PFAIL
18	Battery Ground
19	Battery +

# Real Time Clock plus CMOS RAM

The HP Vectra PC maintains an accurate real-time clock with the MC146818 RT/CMOS plus RAM chip without processor interaction. This chip is designed to perform RAM, time, and calendar functions. The CMOS RAM, timebase, and oscillator maintain their functions during a power failure by using battery backup. The backup power is a lithium battery pack, which has an average life of 2.3 years. The battery pack is located in a bracket on the power supply.

## Real-Time Clock

The real-time clock (RTC) uses a 32.768kHz crystal as its timebase. It counts seconds, minutes, hours, days, and years. In addition, it keeps track of the day of the week and provides automatic leap year compensation.

The RTC can provide an interrupt request (IRQ8) at either a fixed interval (i.e., every second), or when a certain time has arrived (in the alarm clock mode). The RTC keeps track of the time and day when the system power is off. During power-on reset, the system software reads the current time and date from the RTC and converts it into the appropriate number of system clock "ticks". From this point on, system time is kept via system clock ticks which are generated by Counter/Timer 0.

The RTC is accessed via two ports in the system I/O map: the Address Port (70H), and the Data Port (71H). The RTC contains 64 bytes of memory. The first 14 of these bytes are the Real-Time Clock registers, the remaining 50 bytes are CMOS RAM for storing system parameters.

In order to access the RTC, the address of the byte of RAM (or clock register) to be accessed is output to port 70H. The address (in the range of 0 - 3FH) is placed on bits 0 - 5. (Bit 6 is unused and bit 7 is the NMI mask.) After the desired register or RAM byte has been selected, data may be either read or written to the Data Port, 71H.

## CMOS RAM Memory

The 50 bytes of CMOS RAM are used to store system parameters when power is removed from the system. These bytes are all currently used or reserved; there are no user-definable bytes.

Applications may read these bytes to determine system configuration, or write to them provided the byte definitions are adheared to. The function of each byte is listed in the following table. Byte definitions are contained in the *HP Vectra Technical Reference Manual Volume 2: System BIOS*.

Table 2.9  
**CMOS RAM Memory Map**

Address	Type	Notes	Application
00H	RTC Reg	*	Seconds
01H	RTC Reg	*	Seconds alarm
02H	RTC Reg	*	Minutes
03H	RTC Reg	*	Minutes alarm
04H	RTC Reg	*	Hours
05H	RTC Reg	*	Hours alarm
06H	RTC Reg	*	Day of Week
07H	RTC Reg	*	Date of Month
08H	RTC Reg	*	Month
09H	RTC Reg	*	Year
0AH	RTC Reg	*	Status Register A
0BH	RTC Reg	*	Status Register B
0CH	RTC Reg	*	Status Register C
0DH	RTC Reg	*	Status Register D
0EH	RAM Byte	*	Diagnostic status byte
0FH	RAM Byte	*	Shutdown status byte
10H	RAM BYTE		Flexible disc drive type (A and B)
11H	RAM BYTE		Reserved
12H	RAM BYTE		Hard disc drive type (C and D)
13H	RAM BYTE		Reserved
14H	RAM BYTE		Equipment byte
15H	RAM BYTE		Low base memory byte
16H	RAM BYTE		High base memory byte
17H	RAM BYTE		Low expansion memory byte
18H	RAM BYTE		High expansion memory byte
19H-20H	RAM BYTE		Reserved
21H-27H	RAM BYTE	*	Reserved
28H	RAM BYTE		HP Checksum
29H	RAM BYTE	*	Reserved
2AH-2BH	RAM BYTE	*	Reserved
2CH-2DH	RAM BYTE	*	Reserved
2EH-2FH	RAM BYTE	*	2 byte CMOS checksum
30H	RAM BYTE	*	Low expansion memory byte
31H	RAM BYTE	*	High expansion memory byte
32H	RAM BYTE	*	Date century byte
33H	RAM BYTE	*	Information flags
34H-3FH	RAM BYTE		Reserved

\* Indicate bytes which are not included in the CMOS checksum calculation.

% These bytes will be included in the HP checksum calculation.


# Flexible Disc Controller Subsystem

The flexible disc controller subsystem is responsible for converting high level software commands into the control and data signals used by a flexible disc drive. The flexible disc controller subsystem can support up to two flexible disc drives. The flexible drives supported are the HP45812A 1.2 MB Internal Flexible Disc Drive and the HP45811A 360 KB Internal Flexible Disc Drive. The subsystem controller is located on the processor board. It interfaces to the various drive configurations via a 34-pin connector.

## Jumpers

There are three jumpers on the processor board used to configure the flexible disc controller subsystem. The jumpers are: EE, EC, ED; E3, E2, E1; and E7, E8. The following figure shows the configurations for these jumpers.

## FDC Jumper Configurations



**Figure 12**

The jumper EE, EC, ED is used to select or deselect the flexible disc controller subsystem on the processor board. Placing a shunt between EE and EC enables the flexible disc subsystem (operation state-default). Placing a shunt between EC and ED disables the flexible disc subsystem.

The jumper E3, E2, E1 selects the location of the interface registers in the system I/O map. Placing a shunt between E3 and E2 selects the primary addressing, 3F0H through 3F7H (operational state-default). Placing a shunt between E1 and E2 selects the secondary addressing, 370H through 377H.

The jumper E7, E8 closes the phase lock loop (PLL) feedback path. The operational state is with a shunt between E7 and E8, which closes the feedback path. The removal of this shunt allows adjustments to the PLL and is not the operational state.

## **FDC Function**

The flexible disc controller subsystem is responsible for: generating various signals needed to control the electromechanical parts of the drive, interpreting the status signals received from the drive, and converting between parallel and serial data formats. It is centered around the NEC 765A flexible disc controller (FDC) chip.

The FDC chip converts parallel data from the 80286 to serial data for the write path, and inversely, converts serial data from the read path to parallel data for the 80286. The FDC chip transfers parallel data to and from the system memory space via DMA (Channel 2). Commands to the FDC chip and status information from it are transferred via programmed I/O. Command termination and error conditions are signaled through interrupts (IRQ6). The subsystem employs an analog phase locked loop (PLL) to generate a clock synchronous to the disc data. This clock is used by the FDC chip during disc read transfers. The PLL can operate at 250kHz, 300kHz, or 500kHz data rates. The data rates are selected via the digital control port.

## **System-to-Subsystem Interface**

The flexible disc controller subsystem interfaces with the microprocessor through six registers. There are three write registers and three read registers. The following table lists the registers and their primary and secondary I/O addresses.

Table 2.10

## Accessible Registers

Register	R/W	I/O Address	
		Primary	Secondary
Digital Output Register	W	3F2	372
Digital Control Register	W	3F7	377
FDC Data Register	R/W	3F5	375
FDC Status Register	R	3F4	374
Digital Input Register	R	3F7	377

## Digital Output Register

Bit	Data	Definition
7		Reserved
6		Reserved
5		Drive B motor enable, active high turns on motor 5 1/4" drive
4		Drive A motor enable, active high turns on motor 5 1/4" drive
3		Interrupt and DMA enable, activ high
2		FDC reset, active low will reset
1		Reserved
0	0	Drive select, Drive A
	1	Drive B

## Digital Control Register

Bit	Data	Definition
7		3 1/2" motor control, active high turn on motor
1		Most significant bit in rate select code of PLL
0		Least significant bit in rate select code of PLL

Bit      Data

1	0	kHz
0	0	500
0	1	300
1	0	250

## FDC Status Register

Bit	Data	Definition
7		Request for master(RQM) indicates data register is ready to send or receive data to or from the 80286.
6	1	Data Input/Output (DIO). Data transfer from the data register of the FDC to the 80286.
	0	Data transfer from the 80286 to the data register of the FDC.
5		Disc controller is in non-DMA mode (NDM).
4		Disc controller is busy (CB) read/write being executed.
3-2		Reserved
1		Disc drive B busy (DBB) in seek mode.
0		Disc drive A Busy (DBA) in seek mode.

## FDC Data Register

This is a bidirectional register. Write Function: 8-bit data is written to FDC chip as commands via programmed I/O and write data during disc transfers via DMA.

Read Function: 8-bit data is read from FDC chip as result of commands via programmed I/O and read data during disc transfers via DMA.

## Digital Input Register

Bit	Data	Definition
7		State of the disc change line. Becomes active when the drive door is opened and at power-on. It will remain active until reset when a step pulse is issued. It is active high.

## FDC-to-Disc Drive Interface

The 5 1/4 inch disc drive interface with the controller is through control signals, status signals and data signals. The 5 1/4 inch drives are daisy-chained on one connector and cable. The following table shows the pin assignments for the 34-pin connector. The input or output of the signals are referenced to the processor board.

In the HP Vectra system the HP45812A 1.2 MB Internal Flexible Disc Drive provides a ~DISC CHG signal on the drive interface pin 34. This signal indicates the detection of the drive door being opened. The HP45811A 360 KB Internal Flexible Disc Drive does not provide a ~DISC CHG signal on pin 34. Thus, this signal will always be inactive and the system cannot detect a possible media

change via hardware. (Refer to *HP Vectra Technical Reference Manual Volume 2: System BIOS* for the appropriate techniques to accomplish this detection.)

Table 2.11

## Control Interface Pin Assignments

Pin	I/O	Signal Name
2	O	~REDWRCUR
4		Not used
6		Not used
8	I	~INDEX
10	O	~MOTEN 1
12	O	~DS2
14	O	~DS1
16	O	~MOTEN2
18	O	~DIRECTION
20	O	~STEP
22	O	~WRITE DATA
24	O	~WRITE ENABLE
26	I	~TRACK 00
28	I	~WRITE PROTECT
30	I	~READ DATA
32	O	~HEAD SELECT
34	I	~DISC CHG
1-33		Odd pins are ground

The following signal descriptions are for the interface between the controller and the 5 1/4 inch drives. All output signals are driven with the 7438. All inputs are 74LS14 wth 2.2K pull-ups.

## Control Signals

Signal	I/O	Description
~ DIRECTION	O	Active level indicates the read/write head to move toward the spindle. Inactive level instructs the heads to move away from the spindle.
~ DS1 or ~ DS2	O	Drive select lines 1 or 2 are used by drives 1 and 2 to degate all adapter and receiver drivers from the attachment, except ~ MOTEN, when the line associated with a drive is inactive.
~ HEAD SELECT	O	Head 1 will be selected when this line is active. An inactive level will select the head on side 0.
~ MOTEN1 or ~ MOTEN2	O	~ MOTEN controls the spindle motor of the drive (1 or 2) associated with each line. The line controls the spindle motor such that it starts when the line becomes active and stops when the line becomes inactive.
~ REDWRCUR	O	Selects read channel filters and write current on the 1.2 MB drive. It is active only when the PLL is in 300kHz mode and inactive for the 500kHz and 250kHz modes.
~ STEP	O	The selected drive moves the read/write head one cylinder in or out per the direction line for each pulse present on this line. Motion is started each time the signal changes from an active to inactive level.
~ WRITE ENABLE	O	Disables write current in the drive head unless this line is active.

## Data Signals

Signal	I/O	Description
~READ DATA	I	The selected drive supplies a pulse on the line for each flux change encountered on the disc.
~WRITE DATA	O	For each inactive to active transition of this line while write enable is active, the selected drive causes a flux change to be stored on the disc.

## Status Signals

Signal	I/O	Description
~DISC CHG	I	Indicates that the drive door has been opened.
~INDEX	I	The selected drive supplies one pulse per disc revolution on this line.
~TRACK 00	I	The selected drive makes this line active if the read/write head is over track 0.
~WRITE PROTECT	I	The selected drive makes this line active if a write-protected disc is mounted in the drive.

# SECTION 3. BASIC INPUT/OUTPUT SYSTEM

The Basic Input/Output System (BIOS) is a set of programs that is stored in the ROM on the processor extension card in the F0000 segment. For a more complete description of the BIOS refer to *HP Vectra Technical Reference Manual Volume 2: System BIOS*.

Table 3.1

## BIOS Interrupt Summary

Address Range	INT	BIOS Entry	Summary
8-B	2	NMI	Parity error is detected.
14-17	5	PRINT SCREEN	Default routine that prints the video screen characters.
20-23	8	TIMER INT	Called each clock tick (18.2 sec.).
24-27	9	KEYBOARD INT	Handles keyboard activity and controller.
40-43	10	VIDEO IO	Handles all video reads and writes, palettes, lightpens, and scrolling.
44-47	11	EQUIPMENT DETERMINATION	Reports attached devices, i.e., printers, RS-232 ports, video, disc drives, 80287.

Address Range	INT	BIOS Entry	Summary
48-4B	12	DETERMINE MEMORY SIZE	Reports the number of contiguous 1Kb blocks of memory.
4C-4F	13	DISKETTE INT	Reset, status, read, write, verify, format, read DASD, read change line, and set DASD.
50-53	14	RS232 IO	Initialize port, read character, write character read status.
54-57	15	CASSETTE IO & 80286 FUNCTIONS	Device open, device close, program termination, event wait, joystick support, system request key, wait, move block, determines extended memory size, processor to virtual mode, device busy loop, and interrupt complete flag set.
58-5B	16	KEYBOARD IO	Read character, read buffer status, read shift status.
5C-5F	17	PRINTER IO	Initialize port, print character, read status.
64-67	19	BOOTSTRAP	Power up code.
68-6B	1A	TIME OF DAY	Read and write clock, time, date, set and reset alarm.

## SECTION 4. KEYBOARD INTERFACE

The HP Vectra interface to its keyboard is through an HP-Human Interface Link (HP-HIL). HP-HIL is the Hewlett-Packard proprietary standard for interfacing one or more input devices to the system. HP-HIL provides an asynchronous serial communication protocol that enables the user to select a set of input devices (up to seven), and connect them to the HP Vectra without purchasing additional I/O cards or using additional I/O slots. Cable management is simplified because the various input devices are "daisy-chained" from the HP Vectra. The term daisy-chained refers to process of plugging the first input device into the HP Vectra, plugging the second input device into the first, and so on.

The keyboard interface consists of two blocks: the keyboard controller, and the HP-HIL interface. This section will describe these two blocks. Also included, is a cursory description of the data flow necessary to receive a keycode from the keyboard and to send a command to the keyboard. For a detailed description of the keyboard interface refer to the *HP Vectra Technical Reference Manual Volume 2: System BIOS*.

### Keyboard Controller

The keyboard controller is an 8041 microcomputer (U87) which has been programmed to provide a communication path between the BIOS and/or application programs and the HP-HIL subsystem. It also provides three output lines and one input line for various hardware system purposes. The 8041 provides two logical paths for communicating with the 80286: the application path and the keyboard path.

## Application Path

The application path consists of two read/write registers and an interrupt line. The register at port 60H is used for keyboard commands and data, and controller data. The register at port 64H is used to write commands to the controller and to read the 8041 status. The interrupt line (OBFINT) is set to interrupt when the 8041 places data in the read register at port 60H.

## Keyboard Path

The keyboard path provides a way for the 80286 to receive commands to be sent to the HP-HIL keyboard, and to return data from the HP-HIL keyboard, through the keyboard controller. The keyboard path consists of a read register at port 69H, a write register at port 68H, and an interrupt line.

The read register is a buffered version of the 8041 Port 1 (P10-P17). The 8041 places data on its port, then signals the 80286 that new information is available by pulsing ~INTHP (P23) low. This causes HPINT to go active, generating an interrupt. When the 80286 has completed processing the interrupt, it clears HPINT by doing a write to port 6AH. This write informs the 8041 (through its T1 input) that the 80286 has completed processing the data.

## Output Lines

The keyboard controller also provides three output lines for uses in other parts of the system. These output lines are: the AP line, the RC line, and the A20\_GATE.

The output line AP provides a 60 Hz signal to the HP-HIL controller for use in polling the HP-HIL.

The second line, RC, resets the 80286 when pulsed low. It is used to return the processor to the real-address mode from protected mode or to reset the system in response to a Control-Alt-Del.

The A20\_GATE either enables the 80286 address line A20 (when high) or forces it to a logical 0 (when low). It is used to cause 80286 addresses above 1 Megabyte to wrap when operating in the real-address mode. Also, the 8041 writes to port 69H.

## **Input Line**

The keyboard controller has an input line (KBINH) which is used by the optional keylock keyboard inhibit switch. This front-panel switch allows keyboard operation to be inhibited by turning the key to the lock position. When locked, the keyboard responses will still be returned, but scan codes from the keyboard will not be returned by the 8041.

## **HP-HIL Interface**


The keyboard (and other input devices) are connected to the HP Vectra via a 4-pin HP-HIL interface connector. See table 4.1 for the pin assignments. The Serial In and Serial Out signals are connected to the HP-HIL controller (U777), which is an integrated circuit developed by Hewlett-Packard to control the HP-HIL. The HP-HIL controller converts parallel data from the 80286 into serial data on the HP-HIL, and conversely, converts serial data from the input devices into parallel data to be read by the 80286. Approximately 60 times per second, the HP-HIL controller polls the input devices to read any input they may ready, and to send commands and data to the devices. After receiving data from one or more input devices, the HP-HIL controller interrupts the 80286 by asserting "CERBINT", and then the 80286 reads the data from the HP-HIL controller.

Table 4.1

## Keyboard Connector Pin Assignments

Pin	Assignment
1	+ 12 Vdc
2	Serial In
3	Serial Out
4	Ground

## Keyboard Interface



**Figure 13**

## Keyboard-to-System Interface


When a key is pressed or released on the keyboard, the corresponding scan code for that key motion is reported over the HP-HIL to the HP-HIL controller. The HP-HIL controller interrupts the 80286, which executes the HP-HIL driver to read the scan codes(s). Inputs from the keyboard are passed to the logical keyboard driver, where they may be translated, then sent to the 8041 through port 68H. The 8041 then reports the scan code by placing it in its output buffer, causing an output buffer interrupt (OBFINT). Then, the scan code may be read by either the BIOS or directly by an application.

## System-to-Keyboard Interface

When the BIOS requires commands to be sent to the keyboard (i.e., to program the LED's), it sends the byte(s) to port 60H of the 8041. The 8041 acknowledges each byte by returning OFAH to Port 60H. It then places the command in output Port 69H and causes an interrupt (HPINT) by pulsing ~INTHP (P23) low. In response to this interrupt the 80286 executes the logical keyboard driver, which reads the command from Port 69H and passes it on to the HP-HIL driver. The HP-HIL driver translates the command and sends it to the HP-HIL controller to be sent to the keyboard. When the command processing is completed, the logical keyboard driver clears HPINT by writing to Port 6AH, freeing Port 69H.

The following is a figure that shows the HP Vectra keyboard with the keys numbered and the American legend. Refer to Appendix B for the international keyboards and the keyboard scan codes.

## HP Vectra Keyboard (American)



**Figure 14**

# SECTION 5. KEYSTROKES AND CHARACTERS

Keystroke   Note	ASCII Value		Character Set		Color	
	Hex	Dec	STD	HP	Background	Foreground
Ctrl 2	00	0	Blank (Null)	N U	Black	Black
Ctrl A	01	1	☺	S T	Black	Blue
Ctrl B	02	2	☻	S H	Black	Green
Ctrl C	03	3	♥	E H	Black	Cyan
Ctrl D	04	4	♦	E T	Black	Red
Ctrl E	05	5	♣	E Q	Black	Magenta
Ctrl F	06	6	♠	A K	Black	Brown
Ctrl G	07	7	●	□	Black	Lt. Gray
Ctrl H Backspace, Shift Backspace	08	8	●	B S	Black	Dk. Gray
Ctrl I	09	9	○	H T	Black	Lt. Blue
Ctrl J Ctrl	0A	10	○	L F	Black	Lt. Green
Ctrl K	0B	11	♂	V T	Black	Lt. Green
Ctrl L	0C	12	♀	F F	Black	Lt. Red
Ctrl M Shift	0D	13	♪	C R	Black	Lt. Magenta

Keystroke		ASCII Value		Character Set		Color	
	Note	Hex	Dec	STD	HP	Background	Foreground
Ctrl N		0E	14	♪	S 0	Black	Yellow
Ctrl O		0F	15	⌚	S 1	Black	White
Ctrl P		10	16	►	D L	Blue	Black
Ctrl Q		11	17	◀	D 1	Blue	Blue
Ctrl R		12	18	↕	D 2	Blue	Green
Ctrl S		13	19	!!	D 3	Blue	Cyan
Ctrl T		14	20	QT	D 4	Blue	Red
Ctrl U		15	21	§	N K	Blue	Magenta
Ctrl V		16	22	■	S Y	Blue	Brown
Ctrl W		17	23	↕	E B	Blue	Lt. Gray
Ctrl X		18	24	↑	C N	Blue	Dk. Gray
Ctrl Y		19	25	↓	E M	Blue	Lt. Blue
Ctrl Z		1A	26	→	S B	Blue	Lt. Green
Ctrl [, Esc, Shift Esc, Ctrl Esc		1B	27	←	E C	Blue	Lt. Cyan
Ctrl \		1C	28	└	F S	Blue	Lt. Red
Ctrl ]		1D	29	↔	G S	Blue	Lt. Magenta
Ctrl 6		1E	30	▲	R S	Blue	Yellow
Ctrl -		1F	31	▼	V S	Blue	White

Keystroke		ASCII Value		Character Set		Color	
	Note	Hex	Dec	STD	HP	Background	Foreground
Space Bar, Shift, Space, Ctrl Space, or Alt Space		20	32	Blank Space		Green	Black
!	*	21	33	!	!	Green	Blue
"	*	22	34	"	"	Green	Green
#	*	23	35	#	#	Green	Cyan
\$	*	24	36	\$	\$	Green	Red
%	*	25	37	%	%	Green	Magenta
&	*	26	38	&	&	Green	Brown
'		27	39	'	'	Green	Lt. Gray
(	*	28	40	(	(	Green	Dk. Gray
)	*	29	41	)	)	Green	Lt. Blue
*	&,*	2A	42	*	*	Green	Lt. Green
+	*	2B	43	+	+	Green	Lt. Cyan
'		2C	44	'	'	Green	Lt. Red
		2D	45	-	-	Green	Lt. Magenta
.	\$	2E	46	.	.	Green	Yellow
/		2F	47	/	/	Green	White
0	+	30	48	0	0	Cyan	Black
1	+	31	49	1	1	Cyan	Blue
2	+	32	50	2	2	Cyan	Green
3	+	33	51	3	3	Cyan	Cyan
4	+	34	52	4	4	Cyan	Red
5	+	35	53	5	5	Cyan	Magenta
6	+	36	54	6	6	Cyan	Brown
7	+	37	55	7	7	Cyan	Lt. Gray
8	+	38	56	8	8	Cyan	Dk. Gray
9	+	39	57	9	9	Cyan	Lt. Blue

Keystroke		ASCII Value		Character Set		Color	
	Note	Hex	Dec	STD	HP	Background	Foreground
:	*	3A	58	:	:	Cyan	Lt. Green
,		3B	59	;	;	Cyan	Lt. Cyan
<	*	3C	60	<	<	Cyan	Lt. Red
=		3D	61	=	=	Cyan	Lt. Magenta
>	*	3E	62	>	>	Cyan	Yellow
?	*	3F	63	?	?	Cyan	White
@	*	40	64	¤	¤	Red	Black
A	#	41	65	A	A	Red	Blue
B	#	42	66	B	B	Red	Green
C	#	43	67	C	C	Red	Cyan
D	#	44	68	D	D	Red	Red
E	#	45	69	E	E	Red	Magenta
F	#	46	70	F	F	Red	Brown
G	#	47	71	G	G	Red	Lt. Gray
H	#	48	72	H	H	Red	Dk. Gray
I	#	49	73	I	I	Red	Lt. Blue
J	#	4A	74	J	J	Red	Lt. Green
K	#	4B	75	K	K	Red	Lt. Cyan
L	#	4C	76	L	L	Red	Lt. Red
M	#	4D	77	M	M	Red	Lt. Magenta
N	#	4E	78	N	N	Red	Yellow
O	#	4F	79	O	O	Red	White
P	#	50	80	P	P	Magenta	Black
Q	#	51	81	Q	Q	Magenta	Blue
R	#	52	82	R	R	Magenta	Green
S	#	53	83	S	S	Magenta	Cyan
T	#	54	84	T	T	Magenta	Red
U	#	55	85	U	U	Magenta	Magenta
V	#	56	86	V	V	Magenta	Brown
W	#	57	87	W	W	Magenta	Lt. Gray

Keystroke	Note	ASCII Value		Character Set		Color	
		Hex	Dec	STD	HP	Background	Foreground
X	#	58	88	X	X	Magenta	Dk. Gray
Y	#	59	89	Y	Y	Magenta	Lt. Blue
Z	#	5A	90	z	z	Magenta	Lt. Green
[		5B	91	[	[	Magenta	Lt. Cyan
\		5C	92	\	\	Magenta	Lt. Red
]		5D	93	]	]	Magenta	Lt. Magenta
^	*	5E	94	^	^	Magenta	Yellow
—	*	5F	95	—	—	Magenta	White
'		60	96	'	'	Yellow	Black
a	-	61	97	a	a	Yellow	Blue
b	-	62	98	b	b	Yellow	Green
c	-	63	99	c	c	Yellow	Cyan
d	-	64	100	d	d	Yellow	Red
e	-	65	101	e	e	Yellow	Magenta
f	-	66	102	f	f	Yellow	Brown
g	-	67	103	g	g	Yellow	Lt. Gray
h	-	68	104	h	h	Yellow	Dk. Gray
i	-	69	105	i	i	Yellow	Lt. Blue
j	-	6A	106	j	j	Yellow	Lt. Green
k	-	6B	107	k	k	Yellow	Lt. Cyan
l	-	6C	108	l	l	Yellow	Lt. Red
m	-	6D	109	m	m	Yellow	Lt. Magenta
n	-	6E	110	n	n	Yellow	Yellow
o	-	6F	111	o	o	Yellow	White
p	-	70	112	p	p	White	Black
q	-	71	113	q	q	White	Blue
r	-	72	114	r	r	White	Green
s	-	73	115	s	s	White	Cyan
t	-	74	116	t	t	White	Red
u	-	75	117	u	u	White	Magenta

Keystroke		ASCII Value		Character Set		Color	
	Note	Hex	Dec	STD	HP	Background	Foreground
v	-	76	118	v	v	White	Brown
w	-	77	119	w	w	White	Lt. Gray
x	-	78	120	x	x	White	Dk. Gray
y	-	79	121	y	y	White	Lt. Blue
z	-	7A	122	z	z	White	Lt. Green
{	*	7B	123	{	{	White	Lt. Cyan
	*	7C	124			White	Lt. Red
}	*	7D	125	}	}	White	Lt. Magenta
~	*	7E	126	~	~	White	Yellow
Ctrl ←		7F	127	Δ	■	White	White
Alt 128	%''	80	128	ç	HP Reserved	Black	Black
Alt 129	%''	81	129	ü	HP Reserved	Black	Blue
Alt 130	%''	82	130	é	HP Reserved	Black	Green
Alt 131	%''	83	131	å	HP Reserved	Black	Cyan
Alt 132	%''	84	132	ä	HP Reserved	Black	Red
Alt 133	%''	85	133	à	HP Reserved	Black	Magenta
Alt 134	%''	86	134	â	HP Reserved	Black	Brown
Alt 135	%''	87	135	ç	HP Reserved	Black	Lt. Gray
Alt 136	%''	88	136	è	HP Reserved	Black	Dk. Gray
Alt 137	%''	89	137	ë	HP Reserved	Black	Lt. Blue
Alt 138	%''	8A	138	è	HP Reserved	Black	Lt. Green
Alt 139	%''	8B	139	ï	HP Reserved	Black	Lt. Green
Alt 140	%''	8C	140	î	HP Reserved	Black	Lt. Red

Keystroke		ASCII Value		Character Set		Color	
	Note	Hex	Dec	STD	HP	Background	Foreground
Alt 141	%''	8D	141	í	HP Reserved	Black	Lt. Magenta
Alt 142	%''	8E	142	Ä	HP Reserved	Black	Yellow
Alt 143	%''	8F	143	À	HP Reserved	Black	White
Alt 144	%''	90	144	É	HP Reserved	Blue	Black
Alt 145	%''	91	145	æ	HP Reserved	Blue	Blue
Alt 146	%''	92	146	Æ	HP Reserved	Blue	Green
Alt 147	%''	93	147	ð	HP Reserved	Blue	Cyan
Alt 148	%''	94	148	ö	HP Reserved	Blue	Red
Alt 149	%''	95	149	ò	HP Reserved	Blue	Magenta
Alt 150	%''	96	150	ø	HP Reserved	Blue	Brown
Alt 151	%''	97	151	ù	HP Reserved	Blue	Lt. Gray
Alt 152	%''	98	152	ÿ	HP Reserved	Blue	Dk. Gray
Alt 153	%''	99	153	ö	HP Reserved	Blue	Lt. Blue
Alt 154	%''	9A	154	ü	HP Reserved	Blue	Lt. Green
Alt 155	%''	9B	155	¢	HP Reserved	Blue	Lt. Cyan
Alt 156	%''	9C	156	£	HP Reserved	Blue	Lt. Red
Alt 157	%''	9D	157	¥	HP Reserved	Blue	Lt. Magenta
Alt 158	%''	9E	158	Pt	HP Reserved	Blue	Yellow
Alt 159	%''	9F	159	ƒ	HP Reserved	Blue	White
Alt 160	%	A0	160	à		Green	Black



Keystroke		ASCII Value		Character Set		Color	
	Note	Hex	Dec	STD	HP	Background	Foreground
Alt 191	%	BF	191		¢	Cyan	White
Alt 192	%	C0	192		¤	Red	Black
Alt 193	%	C1	193		¤	Red	Blue
Alt 194	%	C2	194		¤	Red	Green
Alt 195	%	C3	195		¤	Red	Cyan
Alt 196	%	C4	196		¤	Red	Red
Alt 197	%	C5	197		¤	Red	Magenta
Alt 198	%	C6	198		¤	Red	Brown
Alt 199	%	C7	199		¤	Red	Lt. Gray
Alt 200	%	C8	200		¤	Red	Dk. Gray
Alt 201	%	C9	201		¤	Red	Lt. Blue
Alt 202	%	CA	202		¤	Red	Lt. Green
Alt 203	%	CB	203		¤	Red	Lt. Cyan
Alt 204	%	CC	204		¤	Red	Lt. Red
Alt 205	%	CD	205		¤	Red	Lt. Magenta
Alt 206	%	CE	206		¤	Red	Yellow
Alt 207	%	CF	207		¤	Red	White
Alt 208	%	D0	208		¤	Magenta	Black
Alt 209	%	D1	209		¤	Magenta	Blue
Alt 210	%	D2	210		¤	Magenta	Green
Alt 211	%	D3	211		¤	Magenta	Cyan
Alt 212	%	D4	212		¤	Magenta	Red
Alt 213	%	D5	213		¤	Magenta	Magenta
Alt 214	%	D6	214		¤	Magenta	Brown
Alt 215	%	D7	215		¤	Magenta	Lt. Gray
Alt 216	%	D8	216		¤	Magenta	Dk. Gray
Alt 217	%	D9	217		¤	Magenta	Lt. Blue
Alt 218	%	DA	218		¤	Magenta	Lt. Green
Alt 219	%	DB	219		¤	Magenta	Lt. Cyan
Alt 220	%	DC	220		¤	Magenta	Lt. Red

Keystroke		ASCII Value		Character Set		Color	
	Note	Hex	Dec	STD	HP	Background	Foreground
Alt 221	%	DD	221	l	l	Magenta	Lt. Magenta
Alt 222	%	DE	222		β	Magenta	Yellow
Alt 223	%	DF	223		δ	Magenta	White
Alt 224	%	E0	224	α	Ā	Yellow	Black
Alt 225	% ,	E1	225	β	Ā	Yellow	Blue
Alt 226	%	E2	226	Γ	ā	Yellow	Green
Alt 227	%	E3	227	π	Đ	Yellow	Cyan
Alt 228	%	E4	228	Σ	đ	Yellow	Red
Alt 229	%	E5	229	δ	í	Yellow	Magenta
Alt 230	%	E6	230	μ	í	Yellow	Brown
Alt 231	%	E7	231	τ	ó	Yellow	Lt. Gray
Alt 232	%	E8	232	Φ	ð	Yellow	Dk. Gray
Alt 233	%	E9	233	θ	ð	Yellow	Lt. Blue
Alt 234	%	EA	234	Ω	ð	Yellow	Lt. Green
Alt 235	%	EB	235	δ	‐	Yellow	Lt. Cyan
Alt 236	%	EC	236	∞	‐	Yellow	Lt. Red
Alt 237	%	ED	237	φ	ú	Yellow	Lt. Magenta
Alt 238	%	EE	238	ε	ÿ	Yellow	Yellow
Alt 239	%	EF	239	∩	ÿ	Yellow	White
Alt 240	%	F0	240	≡	þ	White	Black
Alt 241	%	F1	241	±	þ	White	Blue
Alt 242	%	F2	242	≥	.	White	Green
Alt 243	%	F3	243	≤	μ	White	Cyan
Alt 244	%	F4	244	∫	†	White	Red
Alt 245	%	F5	245	J	¾	White	Magenta
Alt 246	%	F6	246	÷	–	White	Brown
Alt 247	%	F7	247	≈	¼	White	Lt. Gray
Alt 248	%	F8	248	○	½	White	Dk. Gray
Alt 249	%	F9	249	●	¤	White	Lt. Blue

Keystroke		ASCII Value		Character Set		Color	
	Note	Hex	Dec	STD	HP	Background	Foreground
Alt 250	%	FA	250	•	ø	White	Lt. Green
Alt 251	%	FB	251	√	<<	White	Lt. Cyan
Alt 252	%	FC	252	η	■	White	Lt. Red
Alt 253	%	FD	253	²	>>	White	Lt. Magenta
Alt 254	%	FE	254	■	±	White	Yellow
Alt 255	%	FF	255	BLANK		White	White

\* Press and hold the shift key, while pressing the appropriate key.

# To type uppercase letters: press and hold the shift key while pressing a letter key, or press Caps Lock key then press the appropriate key.

+ Numbers may be typed by pressing the numeric keys on the top row of the keyboard, or in Num Lock mode press the numeric keypad keys.

% After pressing the Alt key, the three digits must be pressed on the numeric keypad.

- To type lowercase letters: press the appropriate key, or press Caps Lock then hold the shift key and press the appropriate key.

& To type an asterisk (\*): press and hold the shift key, then press the 8 key; or press the Prt key.

\$ To type a period (.): press the . key, or press shift then the Del key, or press Num Lock then the Del key.

'' HP may change these characters without notice.

The foreign character sets are given in Appendix A.



## **SECTION 6. POWER SUPPLY**

The HP Vectra power supply provides the power for:

- the processor board
- the backplane I/O slots
- the flexible disc drives
- the hard disc drives
- the keyboard or other input devices
- the primary power to the monitor

The power supply, and its components (the fan, AC receptacle, AC outlet, fuseholder, line select switch, and on/off switch) are located inside the main unit of the HP Vectra PC. The power supply and its components are installed in a steel and zinc plated enclosure. The following illustrations show the backview of the power supply components and the top view of the cables.

## Power Supply Components




Figure 15

## Power Supply Cabling




Figure 16

## Input

The two line voltage levels are user-selectable by a switch and protected by an accessible five amp fuse. This fuse is shown in figure 16 and is easily accessible from the back panel of the unit. Should the fuse need to be replaced, use a fuse of the same type and rating, HP product number 2110-0729. The following chart defines the voltage input range.

Input Voltage
110V (+ 10% - 25%) @ 50/60 Hz (+/- 5%)
230V (+ 10% - 25%) @ 50/60 Hz (+/- 5%)

## AC Inrush Current

AC inrush current is limited to 40 amps under any condition. Inrush current shall not open the line fuse under any condition.

## Line Dropout

The power supply will continue regulated operation when a 20ms dropout occurs at the input under any condition, including low line at rated load.

## Output

The HP Vectra PC establishes a five output power supply as defined in the following table.

Table 6.1

**System Totals Output Voltages and Current**

Startup (10 second) Output Voltage Range		Minimum	Maximum	Ripple (p-p)
+ 5	+ 4.85 to + 5.25V	5.0A	18.3A	50mv
+ 12	+ 11.4 to + 12.6V	0.0A	1.0A	120mv
+ 12M	+ 11.4 to 13.2V	1.1A	5.5A	100mv
- 5	- 5.25 to - 4.75	0.0A	0.25A	50mv
- 12	- 12.6 to - 11.4	0.0A	0.25A	120mv
Total power: 176 watts maximum				

After Startup				
+ 5	+ 4.85 to + 5.25V	5.0A	17.5A	50mv
+ 12	+ 11.4 to + 12.6V	0.0A	1.0A	120mv
+ 12M	+ 11.4 to + 12.6V	1.1A	2.4A	100mv
- 5	- 5.25 to - 4.75	0.0A	0.25A	50mv
- 12	- 12.6 to - 11.4	0.0A	0.25A	120mv
Total power: 135 watts				

**Overvoltage Protection**

Overvoltage protection takes place within 500us. Afterwards, the reset procedure to take is: unplug the system, wait for five minutes, plug in the system, then restart the system.

**Overcurrent Protection**

All outputs are protected (to ground or to other outputs) against short circuit. No damage shall result, however, the system will require the reset procedure as given in the preceding paragraph.

## AC Outlet

Power supply has a switched AC outlet. This outlet is capable of supplying power to a load of 150 watts and an inrush current not exceeding 30 amps.

## Undercurrent Protection

It is possible for any or all outputs to open without damage to the power supply. All outputs do not exceed overvoltage specifications given in the following chart.

## Overvoltage Protection

Output	
+ 5V	7
+ 12M	16.8
+ 12	
- 5	
- 12	
	3 terminal regulators, inherent overvoltage protection.

## Fan

The fan is a component of the power supply and provides 20CFM and cools the components of the system.

# I/O Channel Budget


Each of the I/O channels can support an average of seven watts per channel. The following charts the power totals not to be exceeded for the I/O backplane slots.

+ 5V	7200ma
+ 12V	390ma
- 5V	250ma
- 12	250ma

## PFAIL

The PFAIL signal indicates all power supply is valid within 100 msec after supplies are valid. The falling edge of PFAIL indicates to the CMOS clock to go into power-down mode and operate from the battery pack. PFAIL generates a reset to the system via an interrupt control. The following figure is a timing diagram of the PFAIL signal.

### PFAIL Timing Diagram



T1: 100 msec MIN/300 msec MAX  
T2: 100 usec MIN  
RISE & FALL TIMES (10%-90%) 1 usec TYP

Figure 17

## SECTION 7. MULTI-MODE VIDEO ADAPTER CARD

The HP45981A Multi-Mode Video Adapter Card has available memory to support eight pages of alpha and fast memory with full access interleaving. There is no need to wait for retrace to access memory for a clean display. An 8 x 16 dot alpha character cell is supported for improved alpha.


Other features include:

- ★ underline enhancement support
- ★ hardware that will support gray-scale for monochrome monitors
- ★ selectable HP or industry standard character sets
- ★ support for both 15kHz (200 line) and 25kHz (400 line) monitors, but not simultaneously

The following, figure 18, is a block diagram of the multi-mode video adapter card.

# Multi-Mode Video Adapter Card Block Diagram

## SPU BACKPLANE



**Figure 18**

# Clock Cycle

The HP45981A operates from the master oscillator at 22.440MHz and the backplane clock at 14.3818MHz.

## Adapter-to-System Hardware Interface

The HP45981A is interfaced to the 80286 microprocessor as an 8-bit memory device and an 8-bit I/O device. All signal lines are buffered onto the card and load to the system bus. Wait-states are provided for memory accesses to synchronize the 80286. The RAM on the card is on four 16 Kbyte x 4 RAM chips.

## Jumpers and Connectors

The following card layout shows the connectors and jumpers on the HP45981A.

## Multi-Mode Video Adapter Card Layout





Figure 19

Jumper W2 must be installed on pins 1 and 2 of P4 for operation with a 15 kHz monitor. Jumper W2 must be installed on pins 2 and 3 of P4 for operation with a 25 kHz monitor. The following figure shows the configurations for this jumper.

## W2 Configurations



**Figure 20**

Table 7.1 defines the pin assignments for the hardware interface. The signal definitions for these pins are defined in Section 2. Tables 7.2 through 7.4 defines the pin assignments and signal definitions for peripheral devices.

Table 7.1

**HP45981A-to-System Pin Assignments**

P1 Component Side			P1 CKT Side		
Pin	I/O	Signal Name	Pin	I/O	Signal Name
1		n.c.	1	I	GND
2	I/O	SD7	2	I	RESET DRV
3	I/O	SD6	3	I	+5Vdc
4	I/O	SD5	4		n.c.
5	I/O	SD4	5		n.c.
6	I/O	SD3	6		n.c.
7	I/O	SD2	7		n.c.
8	I/O	SD1	8		n.c.
9	I/O	SD0	9	I	+12Vdc
10	O	~IO CH RDY	10	I	GND
11	I	AEN	11	I	~SMEMW
12	I	SA19	12	I	~SMEMR
13	I	SA18	13	I	~IOW
14	I	SA17	14	I	~IOR
15	I	SA16	15		n.c.
16	I	SA15	16		n.c.
17	I	SA14	17		n.c.
18	I	SA13	18		n.c.
19	I	SA12	19		n.c.
20	I	SA11	20	I	SYSCLK
21	I	SA10	21		n.c.
22	I	SA9	22		n.c.
23	I	SA8	23		n.c.
24	I	SA7	24		n.c.
25	I	SA6	25		n.c.
26	I	SA5	26		n.c.
27	I	SA4	27		n.c.
28	I	SA3	28		n.c.
29	I	SA2	29	I	+5Vdc
30	I	SA1	30	I	OSC
31	I	SA0	31	I	GND

Table 7.2

**Light Pen Connector (P5) Pin Assignments**

Pin	Signal	I/O	Signal Description
P2-1	~LPHIT	I	Light Pen Hit (TTL level)
P2-2	n.c.		Missing pin (key)
P2-3	~LPSWITCH	I	Light Pen Switch (TTL level)
P2-4	GND		Ground
P2-5	+ 5 Vdc	O	+ 5 Volts DC power
P2-6	+ 12Vdc	O	+ 12 Volts DC power

Table 7.3

**Direct Connect (RGB) Monitor Connector (J1) Pin Assignments**

Pin	Signal	I/O	Signal Description
J1-1	GND		Ground
J1-2	GND		Ground
J1-3	RED	O	Red Drive (TTL level)
J1-4	GREEN	O	Green Drive (TTL level)
J1-5	BLUE	O	Blue Drive (TTL level)
J1-6	INTENSIFY	O	Intensify (TTL level)
J1-7	n.c.		
J1-8	H SYNC	O	Horizontal Synchronization (TTL level)
J1-9	V SYNC	O	Vertical Synchronization (TTL level)

Table 7.4

**Composite Video Connector (J2) Pin Assignments**

Pin	Signal	I/O	Signal Description
J2-1	GND		Ground
J2-2	VIDEO	O	Composite Video

Table 7.5

**Color Adapter Connector (P3) Pin Assignments**

Pin	Signal	I/O	Signal Description
1	GND		Ground
2	INTENSITY	O	Intensity dot stream
3	RED	O	Red dot stream
4	GND		Ground
5	GREEN	O	Green dot stream
6	BLUE	O	Blue dot stream
7	GND		Ground
8	COMPSYNC	O	Composite sync
9	HSYNC	O	Horizontal sync
10	GND		Ground
11	VSYNC	O	Vertical sync
12	MCLK	O	Dot rate clock
13	GND		Ground
14	-PRESENT	I	Board present

**Character Generator ROM**

The character generator ROM for the HP45981A is an 128 Kbyte bit ROM (16 Kbyte x 8) containing four character sets. Each set consists of 256 patterns. Depending on the monitor in use either an 8 or 16 high cell is selected. The font bit (bit 2) of the extension control register and the monitor determines the character set that is selected. A 15kHz monitor selects the eight row version, while a 25kHz monitor selects the 16 row version.

Each character set is stored in contiguous 4 Kbytes in the ROM defined by the following chart. (The character sets are given in Section 5.)

Set	Font	Size	Location
0	STD	8x8	0000-0FFF
1	STD	16x8	1000-1FFF
2	HP	8x8	2000-2FFF
3	HP	14x8	3000-3FFF

Within each set the top row of each character is the first 256 bytes, the second row in the next 256, etc. Within each byte the high order bit 7 is displayed on the left side of the character. A 1 is stored for a lit dot, a 0 for an unlit dot.

The complete address definition of the ROM is:

A13	A12	A11,10,9,8	A7,6,5,4,3,2,1,0
Font	Height	Row #	Character Code
0 = STD	0 = 8x8		
1 = HP	1 = 14x8	Row 0 is the top of the cell.	

## RAM Access

The HP45981A contains 32K of RAM based in a contiguous segment B8000-BFFFF. The memory on the video card is run asynchronously to the 80286. Therefore, any access to the video memory will include at least four wait-states, and as many as six wait-states to complete an instruction. Refresh is generated internally. Data is taken from memory depending on the mode of operation. The two modes of operation are: alpha mode and graphics mode.

Memory address wrapping and page selection is controlled by four bits in the extension control register. The 16/32K select (bit 4) and the page select (bit 5) determine the way the SPU has access to memory. The vertical resolution (bit 0) and the font select (bit 2) determine the way the display accesses the memory. The access to memory differs in the alpha and graphics modes. The various access methods are summarized in the following table:

Table 7.6

**SPU Access and Display Access**

SPU Access		Data	Description
Alpha	16/32K Select	0	First 16K of memory available. Wraps into the entire 32K address space.
	Page Select		Not used.
Graphics	16/32K Select	1	One 16K page of memory available. Wraps into entire 32K address space.
	Page Select		Not used.
Display Access	16/32K Select	0	First 16K of memory available. Wraps into the entire 32K address space.
	Page Select	0/1	Selects which page is active.
	16/32K Select	1	Entire 32K of memory available.
Page Select			Not used.
Display Access			
Alpha	Vertical Resolution	0	Display first 16K of memory. Wraps into the entire 32K address space.
	Font Select	0/1	Selects character set displayed.
Graphics	Vertical Resolution	1	Display from entire 32K of memory. 400 line display.
	Font Select		Not used.
Graphics	Vertical Resolution	0	Display from one 16K page of memory. Wraps into entire 32K address space.
	Font	0/1	Selects which page is displayed.
	Vertical Resolution	1	Display from entire 32K of memory. 400 line display.
Font Select			Not used.

# Modes of Operation


The mode control register determines the mode of operation. The following is a list of available RAM access modes.

- \* Alphanumeric Mode
  - 80 x 25
  - 40 x 25
- \* Graphics Mode
  - 640 x 1
  - 320 x 2

## Alphanumeric Mode

When the HP45981A is set in the alphanumeric mode, words (attribute byte + character byte) are fetched from the memory starting at the offset programmed into the 6845 CRT controller. This address is a word pointer and will always be used to fetch from even byte boundaries. Words are fetched contiguously from memory. For an 80 x 25 display, 2000 words (8 pages) are fetched. For a 40 x 25 display, 1000 words (16 pages) are fetched.

The character code is a byte with the ASCII code for the character. The attribute byte is defined as:



If underline enable is set, an underline will be generated for any character with a foreground color of 001, and the color of the character will be forced to 111. If underline enable is not set the character will be displayed as blue or a gray level.


## Graphics Mode

In the 200 line graphic modes the memory is mapped with even and odd lines of data in separate banks. Even lines start at offset 0000H and odd lines at offset 2000H. Sufficient memory exists for two pages of graphics to be stored. The second page stores the even lines at offset 4000H and the odd lines at offset 6000H. In this mode 25kHz monitors are supported by displaying each of the 200 lines twice.

In the 400 line graphics mode the memory is mapped into four banks. Lines 0,4,8, . . . are in the first bank at offset 0000H. Lines 1,5,9, . . . are in the second bank at offset 2000H. The third bank at offset 4000H contains lines 2,6,10, . . . while the fourth bank at offset 6000H contain lines 3,7,11,etc..

## Data Format for Graphic Mode

In the data format mode the 320 x 2 mode maps two bits to each pixel. Each byte is displayed with the most significant bits to the left. As shown in the following chart:



C1 and C0 select the color as defined by the color register.

## 640 x 1

The data for the 640 x 1 mode is mapped one bit per pixel with the most significant bit displayed to the left.

# 6845 CRT Controller

The 6845 CRT controller (CRTC) contains 19 internal registers. One of these is the index register. It is accessed at any even I/O address in the range 3D0-3D6. This write-only register functions as a pointer to the other 18 registers in the chip. Reading it will return an undefined value. The 18 internal data registers are accessible at any odd I/O address in the range 3D1-3D7, after first setting the index to point to it. Table 6.7 defines the initial values that should be sent to the CRTC chip.

Table 7.7

## Initial Chip Values

Mode 25kHz	Hz	Note	6845 Data register													
			R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	3D8	3D9
80x25 A	60	**	6D	50	57	0A	19	09	19	19	00	0F	0E	0F	0D	00
40x25 A	60	**	36	28	2C	0A	19	09	19	19	00	0F	0E	0F	0C	00
80x27 A	60		6D	50	57	0A	1D	05	1B	1C	00	0D	0D	0E	0D	00
40x27 A	60		36	28	2C	0A	1D	05	1B	1C	00	0D	0D	0E	0C	00
320x2x200	60	**	36	28	2B	0A	69	01	64	66	00	03	0E	0F	0E	00
640x1x200	60	**	36	28	2B	0A	69	01	64	66	00	03	0E	0F	1E	00
320x2x400	60		36	28	2B	0A	69	01	64	66	00	03	0E	0F	0E	11
640x1x400	60		36	28	2B	0A	69	01	64	66	00	03	0E	0F	1E	11
80x25 A	50	**	6D	50	57	0A	1E	0E	19	1C	00	0F	0E	0F	0D	00
40x25 A	50	**	36	28	2C	0A	1E	0E	19	1C	00	0F	0E	0F	0C	00
80x27 A	50	++	6D	50	57	0A	23	06	1B	1F	00	0D	0C	0D	0D	00
40x27 A	50	++	36	28	2C	0A	23	06	1B	1F	00	0D	0C	0D	0C	00
320x2x200	50	**	36	28	2B	0A	7E	02	64	70	00	03	0E	0F	0E	00
640x1x200	50	**	36	28	2B	0A	7E	02	64	70	00	03	0E	0F	1E	00
320x2x400	50	++	36	28	2B	0A	7E	02	64	70	00	03	0E	0F	0E	11
640x1x400	50	++	36	28	2B	0A	7E	02	64	70	00	03	0E	0F	1E	11
<b>15kHz</b>																
80x25 A	60		71	50	5A	0A	1F	06	19	1C	02	07	06	07	0D	00
40x25 A	60		38	28	2D	0A	1F	06	19	1C	02	07	06	07	0C	00
320x2x200	60		38	28	2D	0A	7F	06	64	70	02	01	06	07	0E	00
640x1x200	60		38	28	2D	0A	7F	06	64	70	02	01	06	07	1E	00
80x25 A	50		71	50	5A	0A	26	02	19	1F	02	07	06	07	0D	00
40x25 A	50		38	28	2D	0A	26	02	19	1F	02	07	06	07	0C	00
320x2x200	55	*	38	28	2D	0A	7F	1F	64	75	02	01	06	07	0E	00
640x1x200	55	*	38	28	2D	0A	7F	1F	64	75	02	01	06	07	1E	00

\* Due to limitations of the 6845 registers, 50Hz graphics is not possible.

\*\* These modes should be programmed with 15KHz 60Hz values. They will be translated according to the W1/W2 jumper settings on the board.

+ + These modes should be programmed with 25KHz 60Hz values. They will be translated according to the W1 jumper setting on the board.

## Translation

Data written to the CRTC passes through a translation circuit to allow applications written for a 15kHz monitor to operate without modification when a 25kHz monitor is connected. In this way the actual monitor connected is transparent to the program. The low four bits of any data written to the address index register is also latched external to the CRTC in a phase alternation line (PAL). When a subsequent write is performed to the data register of the CRTC, the latched data and the actual data written are combined and used as an address into the translation ROM. It is the data contained in the ROM that is written into the CRTC.

The translation will occur for any register needing it if the data written to the register is in the range 00H to 7FH. If an application needs to set a register to a specific value without translation, bit 7 must be set to 1. Data in the range 80 to FF will then be written to the chip as 00H to 7FH. The translation occurs only on the data written to the CRTC and only when a 25kHz monitor is connected. Data is read back directly from the chip. Translation will also occur for any monitor if the 50Hz jumper is installed. Again, values greater than 80H will be passed with bit 7 set to 0.

## Programming Accessible Registers

The application must read the status register bit 4 to determine which monitor is connected. No harm will be done setting the 400 line mode bit with a 200 line monitor connected, but the display will not be as expected.

At power-on or reset all bits are cleared in I/O registers except the light pen latch. The following table lists the I/O registers.

Table 7.8

**I/O Registers**

Register		
I/O Address	Read	Write
3D0	CRTC undefined	CRTC Register Index
3D1	CRTC Data Register	CRTC Data Register
3D2	CRTC undefined	Duplicate CRTC Register Index
3D3	CRTC Data Register	Duplicate CRTC Data Register
3D4	CRTC undefined	Duplicate CRTC Register Index
3D5	CRTC Data Register	Duplicate CRTC Data Register
3D6	CRTC undefined	Duplicate CRTC Register Index
3D7	CRTC Data Register	Duplicate CRTC Data Register
3D8	Undefined*	Mode Control Register
3D9	Undefined*	Color Select Register
3DA	Status Register	Not allowed***
3DB	Clear LP Flag**	Clear LP Flag**
3DC	Set LP Flag**	Set LP Flag**
3DD	Undefined*	Extended Control Register
3DE	Undefined*	Unused
3DF	Board ID*	Unused

\*Reading an undefined register will cause its contents to become undefined.

\*\*Reading or writing will cause function. No data is written and value returned via read is meaningless.

\*\*\*Do not write to this register.

## Mode Control Register

The mode control register is a 6-bit write-only register.

Bit	Data	Definition
0	0	40 character alpha, 320x2 graphics, 640x1 graphics
	1	80 character alpha, 640x2 graphics
1	0	Alpha mode
	1	Graphics mode
2*	0	Color mode
	1	Black and white mode
3	0	Disable video
	1	Enable video
4	0	Select 320 pixel graphics
	1	Select 640 pixel graphics
5	0	Attribute bit 7 is background intensity
	1	Attribute bit 7 is blink

\*Bit 2 provides a secondary function tying the blue and green guns together changing the displayed colors.

## Color Register

The color register is a 6-bit write only register, that applies to the alphanumeric mode.

Bit	Data	Definition
0	0	Off, blue
	1	On, blue
1	0	Off, green
	1	On, green
2	0	Off, red
	1	On, red
3	0	Off, intensify
	1	On, intensify
4		Alternate set select
5		Pallet select

The use of bits 0, 1, 2, and 3 depends on the mode of operation selected. Defined as follows:

Alphanumeric: selects the screen border color.\*

320x2 graphics: selects the screen background color.

640x1 graphics: selects the foreground color, background black.

Bit 4 when set to 1 intensifies the 320 x 2 colors to their alternates.

---

\*Not implemented for 25kHz monitor.

Bit 5 determines the pallet of colors used in the 320 x 2 mode, as defined as:

Pixel	Bit 5 = 0			Bit 5 = 1	
C1	C0	Normal	Alternate	Normal	Alternate
0	0	Background	determined by bits 0-3.		
0	1	Green	Lt. Green	Cyan	Lt. Cyan
1	0	Red	Lt. Red	Magenta	Lt. Magenta
1	1	Brown	Yellow	White	Bright White

## Status Register

The status register is an 8-bit read-only register.

Bit	Data	Definition
0	0	Display Enable, Active Area
	1	Retrace
1	0	Light pen hit, register reset
	1	Register set
2	0	Light Pen Switch, open
	1	Closed
3	0	Vertical Sync,
	1	within vertical sync time
4	0	Monitor type, 25kHz
	1	Monitor type, 15kHz
5	0	Color adapter connected
	1	Color adapter not connected
6		Diagnostic purposes
7		Diagnostic purposes

## Light Pen

Any access to I/O address 3DB, read or write, will clear the light pen latch. No data is transferred, if a read is performed the data returned is meaningless.

Any access to I/O address 3DC, read or write, will set the light pen latch. No data is transferred, if a read is performed, the data returned is meaningless.

## Extension Control Register

The extension control register is a 6-bit write-only register.

The programmer has control over the font style, but not the height. The type of monitor determines the cell size of the alphanumeric character font.

Bit	Data	Definition
0	0	Vertical Resolution, emulate 200 line display
	1	Enable 400 line display
1	0	Underline Enable, normal
	1	Enable underline if bits 2-0 are 001.
2	0	Font Select, STD on Display Graphics page 1
	1	HP, Roman 8 font on Display Graphics page 2
3	0	Memory Disable, normal
	1	Disable memory from responding to R/W access.
4	0	16/32K select, wrap first 16K into 32K
	1	Use all 32K
5	0	Page, use first 16K
	1	Use second 16K (graphics)

The underline enable bit must be set for underlines to be displayed. If it is not set an underlined character will be displayed as blue or a shade of gray.

## **Board ID Register**

The board ID register is a read-only register. It will return the value 41H when read.



# SECTION 8. NUMERIC COPROCESSOR

HP45977A is the Intel 80287 numeric coprocessor chip that enables HP Vectra PC to perform high-speed mathematical functions with seven numeric data types. This section will provide an overview to the 80287. For detailed information on this chip refer to the bibliography for source material.

The coprocessor works in parallel with the 80286 microprocessor. The parallel operation increases execution speed by allowing the coprocessor to do mathematical calculations while the microprocessor continues to do other routines. Similar to the 80286, the 80287 has two operating modes.

## Real-Address Operating Mode

The system is in real-address mode at power-up. An I/O write to port 0F1H with D7 through D0 equal to 0 will reset the 80287, and also place it in real-address mode. Real-address mode of the 80287 is compatible with the 8087 numeric coprocessor used in many industry standard personal computers.

## Protected Mode

Setting the 80286 microprocessor into protected mode does not automatically set the coprocessor into protected mode. The coprocessor can be placed in the protected mode by executing the appropriate software instruction. Refer to *HP Vectra Technical Reference Manual Volume 2: System BIOS for 80287* programming information. Placing the 80287 into protected mode provides memory management, protection mechanisms, and associated instructions. Protected mode allows HP Vectra PC to use other operating systems and to use multi-user applications.

## Hardware Interface

The 80287 operates on the same 16MHz clock as the 80286. It internally divides this clock by three.

The 80286 sends OP codes and operands to the 80287 through the bidirectional I/O port addresses 0F8H, 0FAH, 0FCH. It also receives results through these same ports.

The coprocessor asserts the BUSY signal when processing an arithmetic, logarithmic, or trigonometric calculation. The WAIT instruction forces the 80286 to wait until the coprocessor is finished executing the calculation before it can retrieve the data. (Many numeric instructions have an implicit WAIT.)

There are six different error conditions that the 80287 can detect. If the corresponding exception mask is not set, the 80287 will set its ERROR signal. In turn, this will generate a hardware interrupt (INT 13), and will latch the BUSY signal. The offending calculation remains in the 80287, so the 80286 can read the status and handle the error. The latched BUSY can be cleared by an I/O write to port 0F0H with D0 through D7 equal to 0. The 80287 can also be set to handle errors internally (using predefined results).

At power-up the BIOS detects the 80287 and enables hardware interrupt 13. The interrupt handler clears the latched BUSY signal, and transfers control to the NMI handler. The NMI handler should read the status of the coprocessor to determine if the NMI was caused by the 80287. If it was not, control should be passed to the original NMI interrupt handler.

## Capability Extensions

By programming with the instruction set of the 80287 coprocessor the data types, registers, and instructions to the microprocessor are extended. The data types are expanded because the 80287 deals with these directly rather than employing a program sub-routine. The register space of the coprocessor is equivalent to the register space of the microprocessor, but it is organized as eight 80-bit registers. This register space allows constants and temporary results to be held in registers during calculations, thus reducing memory accesses and improving speed as well as system bus availability. The register space can be used as a stack or as a fixed register set. When used as a stack, operations are only on the top two stack elements.



## SECTION 9. DISC DRIVES

The HP Vectra has two different internal hard disc drives as accessories: the HP45817A 40MB 5 1/4 inch disc drive and the HP45816A 20MB disc drive.

The HP Vectra PC is equipped with one internal flexible disc drive and has the capabilities to support another flexible disc drive. The flexible disc drives that are accessories to the HP Vectra PC are: the HP45811A 360KB Internal Flexible Disc Drive and the HP45812A 1.2MB Internal Flexible Disc Drive. The flexible disc controller subsystem is a component of the processor board.

The following illustration shows the drive installation possibilities for the HP Vectra PC drive cage.

### HP Vectra Drive Cage




Figure 21

# HP45811A 360KB Internal Flexible Disc Drive

The 360KB Internal Flexible Disc Drive can be purchased as an accessory to the HP Vectra (product number HP45811A). It is used to store formatted data on double-sided 5/14 inch flexible discs. It is easily identified by the asterisk molded into the faceplate just below the activity light. The flexible disc controller subsystem can support up to two flexible disc drives, either or both may be the 360KB internal flexible disc drive.

The drive can read and write on Double-Sided Mini-Discs (HP92190A or equivalent). Also, it can read and write to single-sided discs, however, excessive head wear results when single-sided discs are used. It is recommended that data from single-sided discs be copied to double-sided discs, then only the double-sided discs be used with the 360KB Internal Flexible Disc Drive.

The 360KB Internal Flexible Disc Drive chassis is 171mm wide x 41mm high x 207mm deep. It weighs 1.6kg and fits in either of the half-height disc drive cages. It draws a maximum of 19.8 watts from the power supply. Table 9.1 describes the performance of the 360KB Internal Flexible Disc Drive when properly installed in the HP Vectra PC.

Table 9.1

## 360KB Internal Flexible Disc Drive

### Performance

Formatted Capacity(MFM)	360Kb
Media type	HP92190A or equivalent
Track density	48 tpi
Tracks/surface	40
Sectors/track	8 and 9 valid
Bytes/sector	512
Track-to-track seek time	6 msec
Average access time	93 msec
Motor start time	500 msec
Rotation speed	300 rpm
Data transfer rate	250kHz

## Hardware Interface

The 360KB Internal Flexible Disc Drive interfaces with the flexible disc controller (FDC) in two areas: the control interface and the DC power interface. The signals for operating the disc drive are generated through the flexible disc controller (FDC) section on the processor board. The 34-pin connector pin assignments and signal descriptions are given in Section 2. The following table defines the pins used in the DC power interface.

Table 9.2

### DC Power Interface Pin Assignments

Pin	Signal Name
1	+ 12 Vdc
2	+ 12 Vdc return
3	+ 5 Vdc return
4	+ 5 Vdc

## HP45812A 1.2Mb Internal Flexible Disc Drive

The 1.2MB Internal Flexible Disc Drive can be purchased as an accessory (HP product number 45812A). The flexible disc controller subsystem can support up to two of these dual-mode internal flexible disc drives.

The 1.2MB drive differs from the 360KB disc drive in three major ways: 1) the media on the 1.2MB drive rotates at 360 rpm, 2) the read/write gap is half the width of the 360KB disc drive, 3) it has two distinct read/write channels.

One of the read/write channels is optimized to transfer data to and from the media at 500kHz, the other channel is optimized to transfer data to and from the media at 300kHz. The 500kHz channel is designed to be used with HP92190X High-Capacity 96 tpi Discs. HP92190X is a high coercivity (approximately 650 Oersteds) media. When this drive is used with HP92190X media, 1.2MB of formatted data can be stored and read.

The 300kHz channel is designed to be used with HP92190A Double-Sided Double-Density Discs. Because the bit storage density of the HP92190A disc is not as high as HP92190X discs, when this media is used in the 1.2MB drive, the flexible disc controller enables the 300kHz channel and issues double STEP pulses to the drive. (Refer to Section 2 for detailed information on the flexible disc controller subsystem.) As a result, the 1.2MB Internal Flexible Disc Drive can format and write a Double-Sided Double-Density Disc in a similar way as the 360KB Internal Flexible Disc Drive. However, since the read/write gap is half as wide as the gap in the 360KB Internal Flexible Disc Drive head, the 360KB Internal Flexible Disc Drive and other similar drives cannot read the signal on these smaller tracks.

## Media

Note the following when using the 1.2MB Internal Flexible Disc Drive:

- Use of HP92190X High-Capacity Discs will result in maximum storage capacity.
- HP92190X High-Capacity Discs are designed to be used only with the 1.2MB Internal Flexible Disc Drive. They will not work in the 360KB Internal Flexible Disc Drive.\*
- The 1.2MB Internal Flexible Disc Drive can read and write data with HP92190A Double-Sided Discs. After being used in the 1.2 drive, the discs will not be able to be read or written on the 360KB Internal Flexible Disc Drive because of the narrower track.\*\*

## **\*Caution**

*The HP92190X High-Capacity Disc are designed to be used with the 1.2MB Internal Flexible Disc Drive. They will not operate in the 360KB Internal Flexible Disc Drive. Always format or write high-capacity disc with the 1.2MB Internal Flexible Disc Drive.*

## **\*\*Caution**

*A HP92190A Double-Sided Disc that has been formatted and written on by a 360KB Internal Flexible Disc Drive and then updated with the 1.2MB Internal Flexible Disc Drive will only be able to be read and written on by a 1.2MB Internal Flexible Disc Drive after the update. Label the discs that have been updated by the 1.2 drive, so that they will only be used in the 1.2MB Internal Flexible Disc Drive.*

## **Drive Performance**

During a read command, the disc drive mode is automatically selected by the flexible disc controller after a formatted disc is inserted.

The chassis of the 1.2MB Internal Flexible Disc Drive is 171mm wide x 41mm high x 207mm deep. It fits into either of the two half-height disc drive cages. It draws a maximum of 19.8 watts from the power supply. Table 9.3 describes the performance of the 1.2MB Internal Flexible Disc Drive when it is properly installed in the HP Vectra.

Table 9.3

## 1.2MB Internal Flexible Disc Drive

### Drive Performance

	360KB Mode	1.2MB Mode
Formatted Capacity	360KB	1.2MB
Recommended Media	HP 92190A	HP 92190X
Track density	48 tpi	96 tpi
Tracks/surface	40	80
Sectors/track	8 or 9	15
Bytes/sector	512	512
Track-to-track seek time	6 msec	3 msec
Average access time	93 msec	93 msec
Data transfer rate	300kHz	500kHz
Motor Start time	500 ms	500 ms
Rotation speed	360 rpm	360 rpm

## Hardware Interface

The 1.2MB Internal Flexible Disc Drive interfaces with the system in two areas; the control interface and the DC power interface. The signals for operating the disc drive are generated through the FDC section of the processor board. The 34-pin connector pin assignments and signal descriptions for the control interface is given in Section 2. The following table defines the pin assignments for the DC power interface.

Table 9.4

### DC Power Interface Pin Assignments

Pin	Signal Name	Current Requirements
1	+ 12 Vdc	1.2 A (maximum)
2	+ 12 Vdc return	
3	+ 5 Vdc return	
4	+ 5 Vdc	0.9 A (maximum)

## Hard Disc Subsystem

The HP45816A and HP45817A hard disc subsystem cards insert into slot seven of the backplane I/O slots. The disc controller is an intelligent subsystem using the 6809 processor to offload disc operations from the system processor. Its implementation uses the backplane I/O signals defined in Section 2 of this manual.

## Hardware Interface

Interface to the system is through two registers: the control/status register, and the data register. Each port is connected to the 8-bit interface data bus. Each port is selected by a decoded address defined by the system.

The hard disc subsystem card occupies two address locations in the system I/O memory space. The selected lines for these registers are generated by the system address and IOR or IOW lines. One location addresses the write-only control register and the read-only status register, and the other location addresses the bidirectional FIFO data register.

The controller-to-system hardware interface is performed by programmable I/O. It interfaces with the system at software interrupt 13 BIOS level. Refer to the *HP Vectra Technical Reference Manual Volume 2: System BIOS* for detailed BIOS listings. The interface does not bottleneck the data transfer rate. The rate is determined by the speed of the system and the data rate of the disc drive.

## Registers

The status register is accessed by system reads. It provides information to the system about the status of the hard disc controller card. Two of the bits indicate the protocol phase of the controller. The other bits of this register flag various conditions such as: the status of the last command, when a block of data is ready to be transferred, and when a command has been completed. This status register can be polled for programmed I/O applications.

The control register is a latch to which the system writes to inform the controller when to enter different phases of operation.

The data port is bidirectional and passes not only data, but command and status information also. To the system this data port appears to be a FIFO. The FIFO arrangement allows the system to read or write the data without handshaking each byte. The data register should be read or written to only during the appropriate command phases.

## Memory

HP Vectra PC requires a system ROM and RAM on the hard disc subsystem card for the disc BIOS. These reside in 8 Kbytes of system memory space. The ROM occupies the first 6 Kbytes and the RAM the last 2 Kbytes.

The address of this 8 Kbytes block can be selected by the four switches on the subsystem card in the C0000 to DF000 hex range. The following figure shows the location of the switches on both the hard disc subsystem cards.

The jumpers are configured for the 20 Mbyte hard disc subsystem.

## SW1, SW2, SW3, and SW4 Switch Locations




Figure 22

Switch settings for SW1, SW2, SW3, and SW4 which set the addresses are given in the following table.

Table 9.5

### BIOS and I/O Address Switch Settings

Switch	SW1	SW2	SW3	SW4	BIOS Address	I/O Address
0	0	0	0	0	C0000-C1FFF*	1F0
1	0	0	0	0	C2000-C3FFF*	320
0	1	0	0	0	C4000-C5FFF*	1F0
1	1	0	0	0	C6000-C7FFF*	320
0	0	1	0	0	C8000-C9FFF+	1F0
1	0	1	0	0	CA000-CBFFF	320
0	1	1	0	0	CC000-CDFFF	1F0
1	1	1	0	0	CE000-CFFFF	320
0	0	0	1	0	D0000-D1FFF	1F0
1	0	0	1	0	D2000-D3FFF	320
0	1	0	1	0	D4000-D5FFF	1F0
1	1	0	1	0	D6000-D7FFF	320
0	0	1	1	0	D8000-D9FFF	1F0
1	0	1	1	0	DA000-DBFFF	320
0	1	1	1	0	DC000-DDFFF	1F0
1	1	1	1	1	DE000-DFFFF	320

\* These are illegal address settings.

+ Factory default setting.

# HP45816A 20MB Hard Disc

## Subsystem

The HP45816A 20MB hard disc drive chassis is 41.1mm high, 146.05mm wide, and 202.2mm deep. It fits in either of the half-height drive slots, however, the cabling is best managed when the hard disc drive is installed in the lower slot. The following table describes the performance of the HP45816A when installed in the HP Vectra PC.

Table 9.6

### HP45816A Drive Performance

Formatted Capacity/Drive	21.09 Mbyte
Formatted Capacity/Surface	5 Mbyte
Formatted Capacity/Track	8,704 bytes
Formatted Capacity/Sector	512 bytes
Sector/Track	17
Data Transfer Rate	5.0 Mbit/sec
Track-to-Track Seek Time	20 msec
Average Access Time	85 msec
Maximum Seek	205 msec
Latency	8.33 msec
Rotational Speed	3,600 RPM +/- 1%
Recording Density	9,784 BPI
Flux Density	9,784 FCI
Track Density	588 tpi
Cylinders	606
ReadWrite Heads	4
Discs	2
Recording scheme	MFM
Dissipation	15 watts typical

## Drive-to-Controller Interface

The drive interfaces with the controller in three areas: the control interface, the data interface and the DC power interface. The disc drive receives control signals and transmits status signals over the J1/P1 connectors. Data signals are received and transmitted over the J2/P2 connectors. The DC power connector is J3 and it is a 4-pin AMP "Mate-n-Lock" connector.

## HP45817A 40MB Hard Disc Subsystem

The HP45817A 40MB hard disc subsystem is available for fast access and high-capacity. The drive automatically retracts the read and write heads to a parking zone when powered off. This protects the disc against damage during handling or moving.

The chassis of the HP45817A is 82.55mm high, 146.05mm wide, and 203.2mm deep. It requires both of the lower half height drive slots. The following table defines the performance of the HP45817A when installed in the HP Vectra PC.

Table 9.7

**HP45817A Drive Performance**

Formatted capacity/drive	42.25 Mbyte (accessed as 20 Mbyte units)
Formatted capacity/sector	512 bytes
Sector/Track	17
Data Transfer Rate	5.0 Mbit/sec
Track-to-Track Seek Time	10msec
Average Access Time	40msec
Maximum Seek	80msec
Latency	8.33msec
Rotational Speed	3,600 RPM +/- 1%
Recording Density	9,848 BPI
Flux Density	9,848 FCI
Track Density	960 tpi
Cylinders	971
Read/Write Heads	5
Servo Heads	1
Discs	3
Recording Scheme	MFM
Heat Dissipation	24 watts typical

**Drive-to-Controller Interface**

The drive interfaces with the controller in three areas: the control interface, the data interface and the DC power interface. The disc drive receives control signals and transmits status signals over the J1/P1 connectors. Data signals are received and transmitted over the J2/P2 connectors. The DC power connector is J3 and is a 4-pin AMP "Mate-n-Lock" connector.

# **SECTION 10. MEMORY EXPANSION CARDS**

For memory capabilities beyond 640 Kbyte, HP provides two memory expansion cards: the HP45973A 1/2 MB Memory Expansion Card which contains 512 Kbytes of RAM, and the HP45974A 1 MB Memory Expansion Card which supports 1024 Kbytes of RAM.

The memory expansion cards use 256K x 1 dynamic memory chips. The HP45973A 1/2 MB Memory Expansion Card contains 18 of these RAM chips (including parity). The HP45974A 1 MB Memory Expansion Card contains 36 of these chips.

The memory expansion cards, must be inserted into two connector 16-bit I/O slots. Table 2.4 and table 2.5 give the pin assignments for these connectors, and signal descriptions can be found in Section 2.

## **Parity and Refresh**

Memory data is parity-checked when accessed. If a parity error occurs, then a non-maskable interrupt (NMI) will be generated. The NMI can be cleared by writing to the memory expansion card where the parity error occurred.

Refresh of dynamic memory is controlled on the main system card. All memories using the ~REFRESH line are refreshed at the same time.

## Clock Cycles

The memory expansion card operates from the 80286 microprocessor clock at a frequency of 8MHz. It takes three clock cycles (one wait-state) for memory access.

## Switches

The address selection switches can be set so the memory expansion card can cover the entire 16 megabytes of system memory space in 51.2 Kbyte or 1024 Kbyte blocks. However, the processor board RAM is hardwired to the first megabyte of memory space. Therefore, address selection switches, SW1 and SW2, must be set to cover different blocks of the remaining 15 Mbyte memory address space. No two cards should be set to respond to the same address space.

The memory expansion cards must be configured to reside in sequential memory address within the system address space 100000 to FDFFFF hex. The first expansion memory address starts at 100000 hex. Configuration is done by setting the switches, SW1 and SW2. If more than one card is used, no gaps between memory are allowed. Switch settings for the HP45974A 1 MB Memory Expansion Card are given in figure 24, and switch settings for the HP45973A 1/2 MB Memory Expansion Card are given in figure 25.

This drawing shows the location of the switches on the memory expansion cards, HP45973A or HP45974A.

## SW1 and SW2 Switch Locations




Figure 23

# 1 MB Memory Expansion Card


## Address Switch Settings



**Figure 24**

## 1/2 MB Memory Expansion Card

## Address Switch Settings



**Figure 25**



# SECTION 11. SERIAL/ PARALLEL CARD

The HP Vectra supports an HP24540A Serial/Parallel Card. The HP24540A provides a serial port and a parallel port for external devices. The HP24540A card is inserted into one of the available I/O backplane slots. In this section the card will be described in two parts: the first part is the serial portion of the card, the second part is the parallel portion of the card.

The following diagram is a layout of the HP24540A. The positions of the jumpers and connectors are shown.

## J1 and J2 Location




Figure 26

J1 is the address selective serial port, and J2 is the address selective parallel port.

## Serial Portion of the Card

The serial portion of the HP24540A provides asynchronous communications at RS-232C levels. Other features include: a programmable baud rate of 75 to 19200 bps, character length of 5, 6, 7, or 8 bits, a stop bit of 1, 1 1/2, or 2, a parity bit, modem control signals, full double buffering, and automatic adding or deletion of start, stop, and parity bits.

## Serial Jumpers

There is one serial jumper block on the HP24540A card. The physical jumper block represents two jumpers. The address select depends on the jumper configuration. This jumper can also be configured to inhibit the serial port. The following diagram shows the port selection by placing a jumper cap over the appropriate pins.

### J1 Configurations




Figure 27

The address and interrupt of the serial port is defined in the following chart.

	Primary	Secondary
Address	3F8H	2F8H
Interrupt	4	3

## Serial Port Interface to the System

The serial port uses an RS-232C connector type D9-pin male. The following table defines the pin assignments and signal descriptions for this connector.

Table 11.1

### Serial Port Pin Assignments

Pin	I/O	Signal	Description
1	I	CF	When low, it indicates the device has detected the data carrier.
2	I	BB	Rx data
3	O	BA	Tx data
4	O	CD	When active, it informs the device that the card is available to communicate.
5		AB	GND, ground
6	I	CC	When low, it indicates the device is ready to establish the communications link in order to transfer data.
7	O	CA	When active, it informs the device that the card is ready to transmit data.
8	I	CB	When low, it indicates the device is available to receive data.
9	I	CE	When low, it indicates the device has a telephone ringing signal.

# Registers

The card has 11 programmable registers that control the operation of the serial portion of the card. The system programmer may gain access or control any of the registers in the serial adapter through the 80286. The registers must be addressed before a read or write operation can take place. The following table defines the registers and their addresses.

Table 11.2

## Accessible Registers

Address*	Register
Hex	
XF8	Transmit Buffer
XF8	Receive Buffer
XF8	Divisor Latch LSB
XF9	Divisor Latch MSB
XF9	Interrupt Enable Register
XFA	Interrupt Identification Register
XFB	Line Control Register
XFC	Modem Control Register
XFD	Line Status Register
XFE	Modem Status Register
XFF	Reserved

\*The X is substituted with the port selection number, a 3 for port 1, a 2 for port 2.

## **Transmit Buffer Register (XF8H)**

This register contains the characters to be transmitted via the serial connector. Data bit 0, the least significant bit (LSB), is transmitted first and data bit 7, the most significant bit (MSB), is the last bit transmitted.

## **Receive Buffer Register (XF8H)**

This register contains the characters received via the serial connector. Data bit 0, the least significant bit (LSB), is received first and data bit 7, the most significant bit (MSB), is the last bit received.

Bit 7 of the Line Control Register (XFBH) determines whether the Transmit Buffer Register or the Divisor Latch Register LSB is accessed, and whether the Interrupt Enable Register or the Divisor Latch Register (MSB) is accessed.

## **Divisor Latch Registers LSB and MSB (XF8H and XF9H)**

The divisor latch LSB (XF8H) and the divisor latch MSB (XF9H) registers are used to control the baud-rate of the transmitted and received data.

The HP24540A has a clock of 1.8432MHz. This frequency can be divided by any divisor from 1 to 65,525 as set on the two divisor latches. The output (baud out) frequency is 16 times the baud-rate.

The two divisor latches must be loaded to define the baud-rate before attempting to transmit or receive data. When either of the latches is loaded, a 16-bit baud-rate counter is immediately loaded to prevent long counts on the first load.

The following chart gives examples of loading the divisor latch registers to determine the baud-rate.

Baud Rate	Divisor	MSB (XF9H)	Bits (XF8H)	Bits	LSB
		7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	
75	1536	0 0 0 0 0 1 1 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0
110	1047	0 0 0 0 0 1 0 0	0 0 0 0 1 0 1 1	1	1
300	384	0 0 0 0 0 0 0 1	1 0 0 0 0 0 0 0	0	0
600	192	0 0 0 0 0 0 0 0	1 1 0 0 0 0 0 0	0	0
1200	96	0 0 0 0 0 0 0 0	0 1 1 0 0 0 0 0	0	0
2400	48	0 0 0 0 0 0 0 0	0 0 1 1 0 0 0 0	0	0
4800	24	0 0 0 0 0 0 0 0	0 0 0 1 1 0 0 0	0	0
9600	12	0 0 0 0 0 0 0 0	0 0 0 0 1 1 0 0	0	0
19200	6	0 0 0 0 0 0 0 0	0 0 0 0 0 1 1 0	1	0

## Interrupt Enable Register (XF9H)

This register enables and disables the four interrupt signals of the HP24540A.

Bit	Data	Interrupt
0	1	Enable the received data available interrupt.
	0	Disable interrupt.
1	1	Enable transmitter holding register empty interrupt.
	0	Disable interrupt.
2	1	Enable the receiver line status interrupt
	0	Disable interrupt.
3	1	Enable the modem status interrupt.
	0	Disable interrupt.
4-7	0	Always.

When the enabled interrupt signal is received it activates the chip interrupt (INTRPT) output signal which is sent to the system. When all interrupts are disabled, the Interrupt Enable Register and the INTRPT output signal are disabled. The other registers are not affected.

Bit 7 of the Line Control Register (XFB) determines whether the divisor latch MSB or the Interrupt Enable Register is accessed.

## Interrupt Identification Register (XFAH)

This register identifies the highest priority pending interrupt signal. When this register is addressed it inhibits the highest priority interrupt. No other interrupts are acknowledged until this inhibited interrupt is cleared.

Bit	Data	Definition
0	0	Interrupt pending.
1-2		Identifies the pending interrupt with the highest priority as in the following:
	Bit	
	1 2	Interrupt
	1 1	Receiver line status
	1 0	Received data available
	0 1	Transmitter buffer empty
	0 0	Modem status
3-7	0	Always.

The following table defines the interrupt priorities.

Table 11.3

## Interrupt Priority

Interrupt	Priority	Interrupt Source	Clear Interrupt
Receiver line 1 status	1	Overrun error or parity error or framing error or break (200mS space on receive data line).	Reading the line status register.
Received data available	2	Data available in receive buffer.	Reading the receive buffer register.
Transmitter buffer register empty	3	Data transmitted from transmit buffer.	Reading the interrupt identification register (if source), or writing to the transmit buffer register.
Modem status	4	CB, CC, CE or CF signal received.	Reading the modem status register.

## Line Control Register (XFBH)

This register controls the format of the data communications.

Bit	Data	Definition
0-1		Specifies the number of bits in each transmitted or received character as in the following:
		Bit      Character Length 0 1      in bits
		1 1      8
		1 0      7
		0 1      6
		0 0      5
2	0	One stop bit is generated or deleted in the data sent or received.
	1	1 1/2 stop bit is generated or deleted for 5-bit words. For a 6, 7, or 8-bit word, 2 stop bits are generated or deleted.
3	0	Disable parity bit.
	1	A parity bit is generated (transmit data) or deleted (receive data).
4	0	When bit 3 is 1, parity bits sent or checked odd.
	1	When bit 3 is 1, parity bits sent or checked even.
5	1	When bit 3 is 1, the parity bit is set 0 for even parity and 1 for odd parity.
	0	Stuck parity disabled.
6	1	Break bit. The transmit data line is set to the space state (0) and remains at that state regardless of the state of the output buffer register.
	0	Set-breaking is disabled.
7	1	Address selection bit. Set to gain access of the divisor latches of the baud-rate generator during a read/write operation.
	0	Reset to gain access of the receiver buffer register, the transmit buffer register, or the interrupt enable register.

## Modem Control Register (XFCH)

This register controls the modem signals. It also allows the HP24540A to be set into diagnostic mode. In the diagnostic mode, transmitted data is received immediately. The receiver and transmitter interrupts and the modem control interrupts are fully operational, allowing the interrupts to be tested.

Bit	Data	Definition
0	1	Data terminal ready (CD) signal active.
	0	CD signal inactive.
1	1	Request to sent (CA) signal active.
	0	CA signal inactive.
2		Controls the ~OUT1 signal from the controller chip. Can be 0 or 1.
3	1	Controls ~OUT2 signal from the controller chip. Enables INTRPT generated by the interrupt enable register.
	0	The ~OUT2 output is forced inactive.
4	1	Enables the modem loopback feature (diagnostic test) as follows:
		<ul style="list-style-type: none"><li>● Receiver serial input is disabled.</li><li>● Transmitter serial output is set to the active state.</li><li>● The output from the transmitter shift register is looped back to the receiver shift register.</li><li>● The four modem control inputs to the modem status register are disabled.</li><li>● The four modem control outputs from the modem control register are internally connected to the four modem control inputs.</li></ul>
5-7	0	Always.

## Line Status Register (XFDH)

This register provides information on the data transfer. Bits 1 through 4 are error conditions that generate a receiver line status interrupt. This register is not to be written to.

Bit	Data	Definition
0	1	Set when a complete incoming character has been received and transferred into the receiver buffer register.
	0	Reset by reading the data in the receiver buffer register or writing 0 in it.
1	1	Indicates that data in the receive buffer register was not read by the processor before the next character was transferred into the register, thereby erasing the previous character.
	0	Reset when the 80286 reads the Line Status Register.
2	1	Detection of a parity error.
	0	Reset when the 80286 reads the Line Status Register.
3	1	Framing error has occurred, character does not have a valid stop bit.
	0	Reset when the 80286 reads the Line Status Register.
4	1	The received data line was at a space state (0) for longer than a transmission time of a complete data character. (Including start, data, parity, and stop bits.)
	0	Reset when the 80286 reads the Line Status Register.
5	1	Set when a character is transferred from the transmit buffer register to the transmit shift register indicating the card is available to transmit another character.
	0	Reset when the next character is written into the transmit buffer register.
6	1	Transmit buffer register and transmit shift register are empty.
	0	Reset when either register contains a character.
7	0	Always.

## Modem Status Register (XFEH)

This register provides information on the current state of the control lines from the modem or device.

Bit	Data	Definition
0	1	Set if clear to send signal (CB) input changes state.
	0	Reset when the Modem Status Register is read.
1	1	Set if data set ready (CC) input changes state.
	0	Reset when the Modem Status Register is read.
2	1	Set when the ring indicator (CE) input changes from low to a high state.
	0	Reset when the modem stauts register is read.
3	1	Set if the received line signal detector (CF) input changes state.
	0	Reset when the Modem Status Register is read.
4	1	Set when the CB input is active. However, if the modem loopback is enabled, this bit is equivalent to CA of XFCH (bit 1).
	0	Reset when the CB input is inactive.
5	1	Set when the CC input is active. However, if the modem loopback is enabled, this bit is equivalent to CD of XFCH (bit 0).
	0	Reset when the CC input is inactive.
6	1	Set when the CE input is active. However, if the modem loopback is enabled, this bit is equivalent to ~OUT1 of XFCH (bit 2).
	0	Reset when the CE input is inactive.
7	1	Set when the CF input is active. However, if the modem loopback is enabled, this bit is equivalent to OUT2 of XFCH (bit 3).
	0	Reset when the CF input is inactive.

## Serial Port Cables

There are three cables available for connecting the serial port to a device. These cables are:

- The HP24542M serial US/European modem cable
- The HP24542G serial printer cable. (male/male)
- The HP24542H serial printer cable. (male/female)

The HP24542M serial (RS-232C) US/European modem cable, female 9-pin to male 25-pin, has the following pin assignments. Signal descriptions are defined in table 11.1 in this section.

Table 11.4

### HP2452M Serial US/European Modem Cable Pin Assignments

Card Side Pin	Signal	Device Side Pin
1	CF	8
2	BB	3
3	BA	2
4	CD	20
5	AB	7
6	CC	6
7	CA	4
8	CB	5
9	CE	22
AA (cable shield)		1

The HP24542M serial (RS-232C) printer cable, female 9-pin to male 25-pin) has the following pin assignments.

Table 11.5

## HP24542G and HP24542H Serial Printer Cables

### Pin Assignments

Card Side Pin	Signal	Device Side Pin
1	CF	4
2	BB	2
3	BA	3
4	CD	5-6
5	AB	7
6	CC	20
7	CA	8
8	CB	
	AA (cable shield)	1

### Parallel Portion of the Card


The parallel portion of the card provides a parallel port to attach devices that accept eight bits of parallel data at standard TTL levels. It includes programmable printer control such as: automatic initialization, printer select, auto linefeed, and data strobe.

### Parallel Jumpers

There is one parallel jumper block on the HP24540A card. The physical jumper block represents two jumpers. The address select depends on the jumper configuration. One jumper selects the address and the other jumper selects the interrupt being used. The following diagram shows the port selection by placing a jumper cap over the appropriate pins.

## J2 Configurations

J2



**Figure 28**

The following chart defines the addresses and interrupts for the parallel port.

	Primary	Secondary
Address	378H	278H
Interrupt	7	5

## Parallel Port Interface to the System

The parallel port uses an RS-232C connector type D25-pin female. The following table defines the pin assignments and signal descriptions for this connector.

Table 11.6

## Parallel Port Pin Assignments

Pin	I/O	Signal	Definition
1	O	~STROBE	Data strobe
2	O	D0	Data bit 0
3	O	D1	Data bit 1
4	O	D2	Data bit 2
5	O	D3	Data bit 3
6	O	D4	Data bit 4
7	O	D5	Data bit 5
8	O	D6	Data bit 6
9	O	D7	Data bit 7
10	I	~ACK	Printer has processed the received character.
11	I	BUSY	Printer is busy and will not accept more data.
12	I	PE	Printer detects end of paper.
13	I	<del>SLCT IN</del>	Printer select.
14	O	~AUTO FD	Printer to perform a linefeed after a line is printed.
15	I	~ERROR	Printer has encountered an error.
16	O	~INIT	Initialize printer.
17	O	~SLCT IN	Set low to enable the printer to accept data.
18	}	GND	Ground
19		GND	Ground
20		GND	Ground
21		GND	Ground
22		GND	Ground
23		GND	Ground
24		GND	Ground
25		GND	Ground

# Registers

The card has three programmable registers that control the operation of the parallel portion of the card. The system programmer may gain access or control any of the registers in the parallel adapter through the 80286. The registers must be addressed before a read or write operation can take place. The following table defines the registers and their addresses.

Table 11.7

## Accessible Registers

Address*	Register
Hex	
X78 or X7C	Data Buffer Register
X7A or X7E	Printer Control Register
X79 or X7D	Printer Status Register

### Data Buffer Register (X78H or X7CH)

This register contains the data character. Reading from this address causes the character to be read by the card. Writing to this address causes the character to be transmitted via the parallel connector.

---

\*The X is substituted with the appropriate port selection number, a 3 for port 1, a 2 for port 2.

## Printer Control Register (X7A to X7E)

This register controls the printer signals.

Bit	Data	Definition
0	1	Generates an active high STROBE signal for a minimum of 500nS. The STROBE signal clocks the data from the parallel port into the printer. The valid data must be present a minimum of 0.5uS before and after the STROBE signal. 0 STROBE inactive.
1	1	Generates the AUTO FD signal. 0 AUTO FD inactive.
2	0	Generates the ~INIT signal for a minimum of 50uS. 1 ~INIT inactive.
3	1	Generates the ~SLCT IN signal. 0 SLCT IN inactive.
4	1	Enables the IRQ when the ~ACK input signal changes from true to false. 0 Disable IRQ.
5-7	0	Always.

## Printer Status Register (X79H or X7D)

This register provides information on the control lines from the printer.

Bit	Data	Definition
0-2	0	Always.
3	0	The ~ERROR input is active.
4	1	The SLCT input is active.
5	1	The PE input is active.
6	0	The ~ACK input is active.
7	0	The BUSY input is active.

## Parallel Port Cable

Cable HP24542D is available to connect the parallel port to a printer.

The HP24542D parallel cable (male 25-pin to Amphenol 36-pin) has the following pin assignments. Signal descriptions are defined in table 11.6 in this section.

Table 11.8

**HP24542D Parallel Cable Pin Assignments**

Card Side Pin	Signal	Device Side Pin
1	STROBE	1
2	D0	2
3	D1	3
4	D2	4
5	D3	5
6	D4	6
7	D5	7
8	D6	8
9	D7	9
10	~ACK	10
11	BUSY	11
12	PE	12
13	SLCT	13
14	~AUTO FD	14
15	~ERROR	32
16	~INIT	31
17	~SLCT (output)	36
18-25	GND	19-30


# SECTION 12. SCHEMATICS

The following are schematic drawings of:


- Processor Board (45935-60001)
- Processor Extension Card (45935-60002)
- Multi-Mode Video Adapter Card (45981-60001)
- Memory Expansion Card (45974-60001)
- Serial/Parallel Adapter Card (24540-60001)


The drawings for the I/O cards are independently numbered. Lines that continue to or from other pages have the preceding or following page number referenced on that line.







1 OF 25	7/85 REV A
PROCESSOR BOARD 45935-60001 BLOCK DIAGRAM	









4,5,7,11  
BACKSA\_BUS  
SA (0: 16), SBHE

4,7  
LABUS  
LA (17: 23)

SA0 18  
SA1 15  
SA2 14  
SA3 13  
SA4 12  
SA5 11  
SA6 10  
SA7 8  
SA8 8  
SA9 7  
SA10 8  
SA11 5  
SA12 4  
SA13 3  
SA14 2  
SA15 1  
SA16 38  
SBHE 20  
LA17 27  
LA18 28  
LA19 25  
LA20 24  
LA21 23  
LA22 22  
LA23 21  
39

S  
DIP  
VOB10070


P5


SDBUS  
SD (0: 15)  
4,5,7,11


47 SD0  
45 SD1  
44 SD2  
43 SD3  
41 SD4  
40 SD5  
39 SD6  
37 SD7  
30 SD9  
31 SD9  
32 SD10  
33 SD11  
34 SD12  
35 SD13  
68 SD14  
70 SD15  
28 ~MEMW  
29 ~MEMR  
17 BALE  
87 REFRESH  
48 ~ROMEN  
50 ~LROMEN  
51 ECASEN  
80 F18  
81 FSYS18  
82 ~LM6  
84 PERR  
85 RAST  
57 ROMEN  
58 TESTRAM  
19  
19  
53  
54  
55


3,4,5,9,10  
3,4,5,9,10  
4  
10  
7  
7  
9  
9  
1  
4  
19  
1  
9


6 OF 25	7/85 REV A
PROCESSOR BOARD	
45935-60001	
EXTENSION CONNECTOR	













NOTE: Q2 IS A 14 PIN DIP TRANSISTOR ARRAY



## PHASE DETECTOR CONTROL

PHASEAST 13

FSI 6BUS


13,14,15,16



## READ SIGNAL PROCESSING PROGRAMMABLE DELAY LINE

3


四三


12 OF 25	7/8/85 REV A
	PROCESSOR BOARD
	45935-60001
	FLOPPY-ANALOG 1








14 OF 25	7/8/85 REV A
PROCESSOR BOARD	
45935-60001	
FLOPPY-ANALOG 3	











8,9,10,18,19 PABUS  
PA (0: 8)

18 MPINT

20 INTHP

PA0

PA1

PA2

PA3

PA4

-PIR

-PIW

2 B2

2 ENAS

-PIW

PA5

PA6


PA7

PA8

PA9

-PDIR

PCTRLBUS



-CSPP1

-CSB041

-CSPORTB

-CSCERB

-CSNMIEEN

RTCRW

-CSINT3

-CSHPRD

U710

74ALS04

RTCAS

U99

RTCD5

U110

74AS32

-CSPBWR

74ALS138

U88

-CSDB

-CSINT1

-CSTIMER

-CSPI

-CSP6

-CSINT2

-CS018

-CS287


CSBUS


9,10,18,19



20 OF 25


7/85 REV A


PROCESSOR BOARD  
45935-60001  
CHIP SELECTS









































DTR  
RTS  
TX DATA  
GND  
CTS  
RI  
RX DATA  
DSR  
CD

```

DATA 0
DATA 1
DATA 2
DATA 3
DATA 4
DATA 5
DATA 6
DATA 7
- ERROR
- STROBE
- AUTO FD
- INIT
- SLCTIN
GND
GND
GND
GND
GND
GND
GND
GND
GND
+ PE
+ SLCT
- ACK
+ BUSY

```

SERIAL/PARALLEL  
24540-60001

SERIAL/PARALLEL  
24540-60001


SERIAL/PARALLEL  
24540-60001


# Appendix A


## Norwegian/Danish Character Set

Hex Value	Character										
00		20	@	40	'	60	ç	A0	á	E0	ø
01	☺	21	!	41	A	61	a	81	ü	A1	í
02	☻	22	"	42	B	62	b	82	é	A2	ó
03	♥	23	#	43	C	63	c	83	â	A3	ú
04	♦	24	\$	44	D	64	d	84	ä	A4	ñ
05	♣	25	%	45	E	65	e	85	à	A5	ñ
06	♠	26	&	46	F	66	f	86	å	A6	ð
07	●	27	'	47	G	67	g	87	ç	A7	ö
08	▣	28	(	48	H	68	h	88	é	A8	í
09	○	29	)	49	I	69	i	89	ë	A9	ä
0A	▣	2A	*	4A	J	6A	j	8A	è	AA	À
0B	○	2B	+	4B	K	6B	k	8B	ï	AB	ë
0C	♀	2C	,	4C	L	6C	l	8C	î	AC	'n
0D	♪	2D	-	4D	M	6D	m	8D	ì	AD	í
0E	♪	2E	.	4E	N	6E	n	8E	Ä	AE	ë
0F	○	2F	/	4F	O	6F	o	8F	À	AF	ç
10	►	30	0	50	P	70	p	90	É	B0	☰
11	◀	31	1	51	Q	71	q	91	æ	B1	☰
12	↕	32	2	52	R	72	r	92	Æ	B2	☰
13	‼	33	3	53	S	73	s	93	ð	B3-DF	☰
14	¶	34	4	54	T	74	t	94	ö	HP	☰
15	§	35	5	55	U	75	u	95	ð	Reserved	☰
16	■	36	6	56	V	76	v	96	û	F6	÷
17	↑	37	7	57	W	77	w	97	ù	F7	≈
18	↑	38	8	58	X	78	x	98	ÿ	F8	°
19	↓	39	9	59	Y	79	y	99	Ö	F9	●
1A	→	3A	:	5A	Z	7A	z	9A	Ü	FA	·
1B	←	3B	;	5B	[	7B	{	9B	ø	FB	√
1C	└	3C	<	5C	\	7C	]	9C	£	FC	η
1D	↔	3D	=	5D	]	7D	}	9D	Ø	FD	2
1E	▲	3E	>	5E	^	7E	~	9E	L·	FE	■
1F	▼	3F	?	5F	—	7F	△	9F	I·	FF	


# Keyboards








UNITED KINGDOM



SCAN CODES

70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	8A	8B	8C	8D	8E	8F	8G	8H	8I	8J	8K	8L	8M	8N	8O	8P	8Q	8R	8S	8T	8U	8V	8W	8X	8Y	8Z	8A1	8B1	8C1	8D1	8E1	8F1	8G1	8H1	8I1	8J1	8K1	8L1	8M1	8N1	8O1	8P1	8Q1	8R1	8S1	8T1	8U1	8V1	8W1	8X1	8Y1	8Z1	8A2	8B2	8C2	8D2	8E2	8F2	8G2	8H2	8I2	8J2	8K2	8L2	8M2	8N2	8O2	8P2	8Q2	8R2	8S2	8T2	8U2	8V2	8W2	8X2	8Y2	8Z2	8A3	8B3	8C3	8D3	8E3	8F3	8G3	8H3	8I3	8J3	8K3	8L3	8M3	8N3	8O3	8P3	8Q3	8R3	8S3	8T3	8U3	8V3	8W3	8X3	8Y3	8Z3	8A4	8B4	8C4	8D4	8E4	8F4	8G4	8H4	8I4	8J4	8K4	8L4	8M4	8N4	8O4	8P4	8Q4	8R4	8S4	8T4	8U4	8V4	8W4	8X4	8Y4	8Z4	8A5	8B5	8C5	8D5	8E5	8F5	8G5	8H5	8I5	8J5	8K5	8L5	8M5	8N5	8O5	8P5	8Q5	8R5	8S5	8T5	8U5	8V5	8W5	8X5	8Y5	8Z5	8A6	8B6	8C6	8D6	8E6	8F6	8G6	8H6	8I6	8J6	8K6	8L6	8M6	8N6	8O6	8P6	8Q6	8R6	8S6	8T6	8U6	8V6	8W6	8X6	8Y6	8Z6	8A7	8B7	8C7	8D7	8E7	8F7	8G7	8H7	8I7	8J7	8K7	8L7	8M7	8N7	8O7	8P7	8Q7	8R7	8S7	8T7	8U7	8V7	8W7	8X7	8Y7	8Z7	8A8	8B8	8C8	8D8	8E8	8F8	8G8	8H8	8I8	8J8	8K8	8L8	8M8	8N8	8O8	8P8	8Q8	8R8	8S8	8T8	8U8	8V8	8W8	8X8	8Y8	8Z8	8A9	8B9	8C9	8D9	8E9	8F9	8G9	8H9	8I9	8J9	8K9	8L9	8M9	8N9	8O9	8P9	8Q9	8R9	8S9	8T9	8U9	8V9	8W9	8X9	8Y9	8Z9	8A10	8B10	8C10	8D10	8E10	8F10	8G10	8H10	8I10	8J10	8K10	8L10	8M10	8N10	8O10	8P10	8Q10	8R10	8S10	8T10	8U10	8V10	8W10	8X10	8Y10	8Z10	8A11	8B11	8C11	8D11	8E11	8F11	8G11	8H11	8I11	8J11	8K11	8L11	8M11	8N11	8O11	8P11	8Q11	8R11	8S11	8T11	8U11	8V11	8W11	8X11	8Y11	8Z11	8A12	8B12	8C12	8D12	8E12	8F12	8G12	8H12	8I12	8J12	8K12	8L12	8M12	8N12	8O12	8P12	8Q12	8R12	8S12	8T12	8U12	8V12	8W12	8X12	8Y12	8Z12	8A13	8B13	8C13	8D13	8E13	8F13	8G13	8H13	8I13	8J13	8K13	8L13	8M13	8N13	8O13	8P13	8Q13	8R13	8S13	8T13	8U13	8V13	8W13	8X13	8Y13	8Z13	8A14	8B14	8C14	8D14	8E14	8F14	8G14	8H14	8I14	8J14	8K14	8L14	8M14	8N14	8O14	8P14	8Q14	8R14	8S14	8T14	8U14	8V14	8W14	8X14	8Y14	8Z14	8A15	8B15	8C15	8D15	8E15	8F15	8G15	8H15	8I15	8J15	8K15	8L15	8M15	8N15	8O15	8P15	8Q15	8R15	8S15	8T15	8U15	8V15	8W15	8X15	8Y15	8Z15	8A16	8B16	8C16	8D16	8E16	8F16	8G16	8H16	8I16	8J16	8K16	8L16	8M16	8N16	8O16	8P16	8Q16	8R16	8S16	8T16	8U16	8V16	8W16	8X16	8Y16	8Z16	8A17	8B17	8C17	8D17	8E17	8F17	8G17	8H17	8I17	8J17	8K17	8L17	8M17	8N17	8O17	8P17	8Q17	8R17	8S17	8T17	8U17	8V17	8W17	8X17	8Y17	8Z17	8A18	8B18	8C18	8D18	8E18	8F18	8G18	8H18	8I18	8J18	8K18	8L18	8M18	8N18	8O18	8P18	8Q18	8R18	8S18	8T18	8U18	8V18	8W18	8X18	8Y18	8Z18	8A19	8B19	8C19	8D19	8E19	8F19	8G19	8H19	8I19	8J19	8K19	8L19	8M19	8N19	8O19	8P19	8Q19	8R19	8S19	8T19	8U19	8V19	8W19	8X19	8Y19	8Z19	8A20	8B20	8C20	8D20	8E20	8F20	8G20	8H20	8I20	8J20	8K20	8L20	8M20	8N20	8O20	8P20	8Q20	8R20	8S20	8T20	8U20	8V20	8W20	8X20	8Y20	8Z20	8A21	8B21	8C21	8D21	8E21	8F21	8G21	8H21	8I21	8J21	8K21	8L21	8M21	8N21	8O21	8P21	8Q21	8R21	8S21	8T21	8U21	8V21	8W21	8X21	8Y21	8Z21	8A22	8B22	8C22	8D22	8E22	8F22	8G22	8H22	8I22	8J22	8K22	8L22	8M22	8N22	8O22	8P22	8Q22	8R22	8S22	8T22	8U22	8V22	8W22	8X22	8Y22	8Z22	8A23	8B23	8C23	8D23	8E23	8F23	8G23	8H23	8I23	8J23	8K23	8L23	8M23	8N23	8O23	8P23	8Q23	8R23	8S23	8T23	8U23	8V23	8W23	8X23	8Y23	8Z23	8A24	8B24	8C24	8D24	8E24	8F24	8G24	8H24	8I24	8J24	8K24	8L24	8M24	8N24	8O24	8P24	8Q24	8R24	8S24	8T24	8U24	8V24	8W24	8X24	8Y24	8Z24	8A25	8B25	8C25	8D25	8E25	8F25	8G25	8H25	8I25	8J25	8K25	8L25	8M25	8N25	8O25	8P25	8Q25	8R25	8S25	8T25	8U25	8V25	8W25	8X25	8Y25	8Z25	8A26	8B26	8C26	8D26	8E26	8F26	8G26	8H26	8I26	8J26	8K26	8L26	8M26	8N26	8O26	8P26	8Q26	8R26	8S26	8T26	8U26	8V26	8W26	8X26	8Y26	8Z26	8A27	8B27	8C27	8D27	8E27	8F27	8G27	8H27	8I27	8J27	8K27	8L27	8M27	8N27	8O27	8P27	8Q27	8R27	8S27	8T27	8U27	8V27	8W27	8X27	8Y27	8Z27	8A28	8B28	8C28	8D28	8E28	8F28	8G28	8H28	8I28	8J28	8K28	8L28	8M28	8N28	8O28	8P28	8Q28	8R28	8S28	8T28	8U28	8V28	8W28	8X28	8Y28	8Z28	8A29	8B29	8C29	8D29	8E29	8F29	8G29	8H29	8I29	8J29	8K29	8L29	8M29	8N29	8O29	8P29	8Q29	8R29	8S29	8T29	8U29	8V29	8W29	8X29	8Y29	8Z29	8A30	8B30	8C30	8D30	8E30	8F30	8G30	8H30	8I30	8J30	8K30	8L30	8M30	8N30	8O30	8P30	8Q30	8R30	8S30	8T30	8U30	8V30	8W30	8X30	8Y30	8Z30	8A31	8B31	8C31	8D31	8E31	8F31	8G31	8H31	8I31	8J31	8K31	8L31	8M31	8N31	8O31	8P31	8Q31	8R31	8S31	8T31	8U31	8V31	8W31	8X31	8Y31	8Z31	8A32	8B32	8C32	8D32	8E32	8F32	8G32	8H32	8I32	8J32	8K32	8L32	8M32	8N32	8O32	8P32	8Q32	8R32	8S32	8T32	8U32	8V32	8W32	8X32	8Y32	8Z32	8A33	8B33	8C33	8D33	8E33	8F33	8G33	8H33	8I33	8J33	8K33	8L33	8M33	8N33	8O33	8P33	8Q33	8R33	8S33	8T33	8U33	8V33	8W33	8X33	8Y33	8Z33	8A34	8B34	8C34	8D34	8E34	8F34	8G34	8H34	8I34	8J34	8K34	8L34	8M34	8N34	8O34	8P34	8Q34	8R34	8S34	8T34	8U34	8V34	8W34	8X34	8Y34	8Z34	8A35	8B35	8C35	8D35	8E35	8F35	8G35	8H35	8I35	8J35	8K35	8L35	8M35	8N35	8O35	8P35	8Q35	8R35	8S35	8T35	8U35	8V35	8W35	8X35	8Y35	8Z35	8A36	8B36	8C36	8D36	8E36	8F36	8G36	8H36	8I36	8J36	8K36	8L36	8M36	8N36	8O36	8P36	8Q36	8R36	8S36	8T36	8U36	8V36	8W36	8X36	8Y36	8Z36	8A37	8B37	8C37	8D37	8E37	8F37	8G37	8H37	8I37	8J37	8K37	8L37	8M37	8N37	8O37	8P37	8Q37	8R37	8S37	8T37	8U37	8V37	8W37	8X37	8Y37	8Z37	8A38	8B38	8C38	8D38	8E38	8F38	8G38	8H38	8I38	8J38	8K38	8L38	8M38	8N38	8O38	8P38	8Q38	8R38	8S38	8T38	8U38	8V38	8W38	8X38	8Y38	8Z38	8A39	8B39	8C39	8D39	8E39	8F39	8G39	8H39	8I39	8J39	8K39	8L39	8M39	8N39	8O39	8P39	8Q39	8R39	8S39	8T39	8U39	8V39	8W39	8X39	8Y39	8Z39	8A40	8B40	8C40	8D40	8E40	8F40	8G40	8H40	8I40	8J40	8K40	8L40	8M40	8N40	8O40	8P40	8Q40	8R40	8S40	8T40	8U40	8V40	8W40	8X40	8Y40	8Z40	8A41	8B41	8C41	8D41	8E41	8F41	8G41	8H41	8I41	8J41	8K41	8L41	8M41	8N41	8O41	8P41	8Q41	8R41	8S41	8T41	8U41	8V41	8W41	8X41	8Y41	8Z41	8A42	8B42	8C42	8D42	8E42	8F42	8G42	8H42	8I42	8J42	8K42	8L42	8M42	8N42	8O42	8P42	8Q42	8R42	8S42	8T42	8U42	8V42	8W42	8X42	8Y42	8Z42	8A43	8B43	8C43	8D43	8E43	8F43	8G43	8H43	8I43	8J43	8K43	8L43	8M43	8N43	8O43	8P43	8Q43	8R43	8S43	8T43	8U43	8V43	8W43	8X43	8Y43	8Z43	8A44	8B44	8C44	8D44	8E44	8F44	8G44	8H44	8I44	8J44	8K44	8L44	8M44	8N44	8O44	8P44	8Q44	8R44	8S44	8T44	8U44	8V44	8W44	8X44	8Y44	8Z44	8A45	8B45	8C45	8D45	8E45	8F45	8G45	8H45	8I45	8J45	8K45	8L45	8M45	8N45	8O45	8P45	8Q45	8R45	8S45	8T45	8U45	8V45	8W45	8X45	8Y45	8Z45	8A46	8B46	8C46	8D46	8E46	8F46	8G46	8H46	8I46	8J46	8K46	8L46	8M46	8N46	8O46	8P46	8Q46	8R46	8S46	8T46	8U46	8V46	8W46	8X46	8Y46	8Z46	8A47	8B47	8C47	8D47	8E47	8F47	8G47	8H47	8I47	8J47	8K47	8L47	8M47	8N47	8O47	8P47	8Q47	8R47	8S47	8T47	8U47	8V47	8W47	8X47	8Y47	8Z47	8A48	8B48	8C48	8D48	8E48	8F48	8G48	8H48	8I48	8J48	8K48	8L48	8M48	8N48	8O48	8P48	8Q48	8R48	8S48	8T48	8U48	8V48	8W48	8X48	8Y48	8Z48	8A49	8B49	8C49	8D49	8E49	8F49	8G49	8H49	8I49	8J49	8K49	8L49	8M49	8N49	8O49	8P49	8Q49	8R49	8S49	8T49	8U49	8V49	8W49	8X49	8Y49	8Z49	8A50	8B50	8C50	8D50	8E50	8F50	8G50	8H50	8I50	8J50	8K50	8L50	8M50	8N50	8O50	8P50	8Q50	8R50	8S50	8T50	8U50	8V50	8W50	8X50	8Y50	8Z50	8A51	8B51	8C51	8D51	8E51	8F51	8G51	8H51	8I51	8J51	8K51	8L51	8M51	8N51	8O51	8P51	8Q51	8R51	8S51	8T51	8U51	8V51	8W51	8X51	8Y51	8Z51	8A52	8B52	8C52	8D52	8E52	8F52	8G52	8H52	8I52	8J52	8K52	8L52	8M52	8N52	8O52	8P52	8Q52	8R52	8S52	8T52	8U52	8V52	8W52	8X52	8Y52	8Z52	8A53	8B53	8C53	8D53	8E53	8F53
<td

COACH





# Glossary

**Architecture:** The design order of the system.

**Break:** The scan code the keyboard sends when a key that has been pressed is released.

**Checksum:** A sum of numbers used to detect equipment malfunctions in data-transfer operations.

**Flexible disc:** Thin flexible platter that is coated with a magnetic material used a a storage medium. Also know as floppy disk.

**HP-HIL:** The Hewlett-Packard Human Interface Link, a standard for interfacing a personal computer, terminal, or workstation to its input devices, providing a standard interface across the Hewlett-Packard computer product line.

**HP-HIL Controller:** Developed by Hewlett-Packard to interface the system to the HP-HIL input devices. It can accept commands from the system microprocessor and transmit and receive information via HP-HIL. It can also poll the input devices, collect data entered by the user, and relay it to the system.

**Make:** The scan code the keyboard sends for a key when it is pressed.

**Processor Extension Card:** On the HP Vectra, the system memory is contained on the processor extension card. This card is directly connected to the processor card via VLSI.

**Schematic:** A diagram with detailed information relating to circuitry, layout, terminal identification, showing gates, and showing circuits, etc.

**Tilde:** Symbolized by ~. Used to indicate signals that are active low.



# Bibliography

Intel

*iAPX 286/10 Hardware Reference Manual*

*iAPX 286/10 Programming Reference Manual including the 286 Numeric Supplement*

*iAPX 287 Support Library Reference Manual*

*Microcontroller Handbook*

*Microsystem Components Handbook, Volume II*

*Memory Components Handbook*

Motorola

*Single Chip Microcomputer Data, Series C*

Texas Instruments

*MOS Memory Data Book*



# INDEX

## A

A20 Gate 56  
Accessible registers; RDC table 2.10  
47, serial card table 11.2 124,  
parallel card table 11.7 137  
AC inrush current 75  
~ACK 138, 139  
adapter board 32  
adapter to system hardware interface  
81  
address to system hardware interface  
8  
address definition ROM 86  
address generation fig. 10 25  
address index register 91  
address lines, memory expansion card  
118  
address selection switches 116  
address selective parallel port 32, serial  
port J1 121  
AEN 31  
alphanumeric character font 96  
alphanumeric mode 88  
AP line 56  
application path 56  
attachment connectors 40  
attribute byte 88  
AUTO FD 138

## B

BALE 31  
backplane I/O; accessory cards 28,  
connectors, pin assignments [62]  
table 2.4 30, [36] table 2.5 31  
basic components, Vectra PC fig. 1 2  
basic input/output systems 53  
bidirectional FIFO data registers 109  
bidirectional I/O port addresses 100  
BIOS, hard disc subsystems table 3.1  
53, 54  
BIOS interrupt summary table 3.1  
53, 54  
board ID register 97

## C

BUSY 139, Intel 80287 100  
byte definition, system BIOS 41  
capability extensions 101  
caution 107  
CERBINT 57  
character byte 88  
characters 61  
character generator ROM 85  
clock, 80286 14  
clock cycle, memory expansion card  
116  
clock cycle, multi-mode video adapter  
card 81  
CMOS RAM memory 42, map table  
2.9 43  
color adapter connector [P3] pin  
assignments table 6.5 85  
color register 94  
connector, I/O channel fig. 11 28  
control-alt-del 57  
control interface pin assignments table  
2.11 50  
controller channels 23  
control lines, memory expansion cards  
118  
control signals 51  
CPU of processor board 7  
CRTC 90  
CRT controller 90

## D

~DACKO-3 32  
~DACK5-7 32  
data buffer register 137  
data lines 118  
data register 91  
data signals 52  
DC power interface, HP45811A, pin  
assignments table 9.2 105  
DC power interface, HP45612A, pin  
assignments table 9.4 108

digital control register 48  
digital input register 49  
digital output register 47  
direct connect [RGB] monitor  
  connector [J1] pin assignment table  
  6.3 84  
direct memory access controller 23  
  ~ direction 51  
DISC CHG 52  
disc drive 103  
display access; alpha, graphics table  
  6.6 87  
divisor latch 125  
divisor latch register, LSM and MSB  
  125  
DMA 23  
DMA controller, clock cycle 23  
DMA port assignments table 2.3 26,27  
drive performance 107, HP45816A  
  table 9.6 112, HP45817A table 9.7  
  114  
drive to controller interface,  
  HP45816A 113  
drive to controller interface,  
  HP45817A 114  
DRQ0-DRQ3 32  
DRQ5-DRQ7 32  
  ~ DS1 51  
  ~ DS2 51

## E

EC 44  
ED 44  
EE 44  
E1 44  
E2 44  
E3 44  
E7 44  
E8 44  
  ~ ERROR 136  
extension control register 85,86

## F

fan 77  
FDC data register 49  
FDC to disc drive interface 49  
FDC function 46  
FDC jumper configuration fig. 12 45  
FDC status register 48  
flexible disc controller subsystem 36,44

flexible disc drive 44  
flux change 52

**G**

graphics mode 86,89  
graphics mode, data format 89

## H

hard disc subsystems 109  
hard disc subsystem, HP45816A 20MB  
  112, HP45817A 40MB 113  
hardware interface Intel 80287 100,  
  1.2MB FDD 108, 360K 105,  
  HP45816A 109, HP45817A 109  
  ~ HEAD SELECT 51  
HP45812A 1.2Mb 104,105  
HP45816A 20MB, drive performance  
  table 9.6 112  
HP45817A drive performance table  
  9.7 114  
HP45981A to system pin assignments  
  table 6.1 83  
HP-Human interface link 55  
HP-HIL 55  
HP-HIL interface 57  
HP-HIL pin assignments table 4.1 58  
HP Vectra drive cage fig. 21 103  
HP Vectra keyboard [Eng.] fig. 14 60  
HPINT 56  
humidity 4

## I

  ~ INDEX 52  
index register 90  
  ~ INIT 138  
initial chip values table 6.7 90  
input 75  
input device interface 20  
input line 57  
Intel 80286, compatibility 1  
Intel 80287 99  
Intel 8254 18  
Intel 8259A 20  
internal components fig. 2 3  
internal flexible disc drive HP45812A  
  104,105  
internal flexible disc drive,  
  performance 360KB table 9.1 104

internal flexible disc drive,  
  performance 1.2Mb table 9.3 108  
internal registers 90  
interrupt controller 20  
interrupt controller structure fig. 9 21  
interrupt enable register 126  
interrupt identification register 127  
interrupt mask register 22  
interrupt priority table 128  
interrupt request [RTC] 41  
  ~ INTHP 56  
  ~ INTHP [P23] 59  
INRPT 127  
I/O address map table 2.6 37,38  
I/O address switch settings table 9.5  
  111  
I/O channel budget 78  
  ~ I/O CHCK 32  
I/O CHCK signal 22  
  ~ I/O CH RDY 32  
  ~ I/O CS16 32  
I/O device 23  
I/O expansion card, dimensions fig. 3 5  
I/O map 36  
I/O write cycle 33  
  ~ IOR 32  
IOR 109  
I/O register table 6.8 92  
  ~ IOW 33  
IRQ 138  
IRQ3-IRQ7 33  
IRQ6 46  
IRQ8 41  
IRQ9-IRQ12 33  
IRQ14 33  
IRQ15 33

## J

J1 28, configurations FIG. 27 122  
J2 28, configurations fig. 28 135  
J3 28  
J4 28  
J5 28  
J6 28  
J7 28  
J10 28  
J11 28  
J12 28  
J13 28  
J15 28  
JU2 fig. 7 16  
jumpers 44

jumpers and connectors fig. 19 58  
jumper W2 configurations fig. 20 82

## K

KBINH 57  
keyboard controller 55  
keyboard interface 55  
keyboard interface fig. 13 58  
keyboard path 56  
keyboard to system interface 59  
keyboards and character sets A1  
keystrokes 61

## L

LA17-LA23 33  
light pen 96  
light pen connector pin assignments  
  table 6.2 84  
light pen latch 96  
line control register 125,129  
line dropout 75  
line status register 131  
lithium battery pack 41  
logical keyboard driver 59  
LSB 125

## M

MASTER 32,33  
  ~ MASTER 33  
media 106  
  ~ MEM CS16 34  
memory 10  
memory, hard disc subsystem 110  
memory address space 33  
memory address wrapping 86  
memory expansion cards 115, pin  
  assignments tables 2.4,2.5 115  
memory map, protected mode 12  
memory map real address mode 12  
memory read cycle 35  
memory refresh cycle 34  
memory write cycle 35  
  ~ MEMR 35  
  ~ MEMW 35  
mode control register 88,93  
modem control register 130  
modem status register 132  
modes of operation 88  
  ~ MOTEN1 51  
  ~ MOTEN2 51

MSB 125  
multi-mode video adapter card layout  
fig.19 81, block diagram fig. 18 80  
multi-mode video adapter card  
HP45918A 79  
multiplexed 35  
multitasking 13  
multiuser 13

## N

non-maskable interrupts 22, parity  
115, processor board 12  
NMI 12,22 parity 115  
numeric coprocessor chip 99  
numeric coprocessor, HP45987A 99

## O

OBFINT 56,59  
OFAH 59  
OSC 34  
OUT 1 130  
OUT 2 130  
output table 6.1 76  
output buffer interrupt 59  
output lines 56  
output voltages table 6.1 76  
overcurrent protection 76  
overvoltage protection 76,77  
~ OWS 36

## P

P23 56  
page selection 86  
PAL 91  
parallel cable pin assignments table  
11.8 140  
parallel data FDC 46  
parallel jumpers 134  
parallel port 121  
parallel port addresses, interrupts 135  
parallel port cable 139  
parallel port cable pin assignments  
table 11.6 136  
parallel port interface to system 135  
parity 11, error 114, NMI 115  
PCK 12  
PFAIL fig.17 78  
phase alternation line 91

phase locked loop 46  
PLL 4  
power availability 29  
power/battery connector pin  
assignments table 2.8 40  
power, BTU output, AC input  
table 1.1 4  
power consumption table 1.1 4  
power supply 73  
power supply cabling fig.16 74  
power supply components fig.15 74  
printer control register 138  
printer status register 139  
PROCCLK, 80286 clock 14  
processor board components 7  
processor board, operations flow  
fig.5 9  
processor extension card 53  
processor, Intel 80286 13  
processor system clock 35  
programming model 91  
protected mode, Intel 80287 100  
protected operating mode 13

## R

RAM 10,41  
RAM access 86  
RAM organization fig. 6 11  
RC line 56  
~ READ DATA 52  
read path FDC 46  
real address mode, 80286 13  
real address operating mode, Intel  
80287 99  
real time clock 4  
real time clock plus CMOS RAM 41  
real time clock interrupt 18  
receive buffer register 125  
receiver shift register 130  
~ REDWRCUR 51  
~ REFRESH 34,115  
refresh address 34  
refresh cycles 11  
registers HP45816A, HP45817A 110  
registers, parallel port 137  
ROM 10  
RTC 41  
RTC address port 41  
RTC data port 41  
RT/CMOS plus RAM 41  
RTC, NMI mask 41

## S

SAO-SA7 34  
SAO-SA19 33,34  
SBHE 34  
scan codes 59  
schematics sec. 12 141  
SDO-SD7 35  
SDO-SD15 35  
SD80SD15 34,35  
serial data FDC 46  
serial jumpers, port selections 122  
serial/parallel card, HP24540A 121,122  
serial/parallel card J1,J2 locations fig.26  
121  
serial port 121  
serial port cables pin assignments table  
11.4 133  
serial port pin assignments table 11.1  
123  
serial printer cables pin assignments  
table 11.5 134  
sequential memory address 116  
signal descriptions 31  
SLCT 139  
~SLCT IN 138  
~SMEMR 35  
~SMEMW 35  
speaker 39  
speaker connectors pin assignments  
table 2.7 39  
specifications table 1.1 4  
spindle 51  
spindle motor 51  
SPU access, alpha, graphics table 6.6  
87  
status register 9  
status signals 52  
~step 51  
STROBE 138  
SW1 116, fig.22 table 9.5 111  
SW2 116, fig.22 table 9.5 111  
SW3 fig. 22 table 9.5 111  
SW4 fig.22 table 9.5 111  
switch locations SW1, SW3 fig.23 117  
switch setting, HP45973A fig.25 119  
switch settings, HP45974A fig. 24 118  
SYSCLK 32,35

system address bus 23  
system address lines 34  
system BIOS 53  
system BIOS, byte definition 41  
system BIOS, hard disc subsystem 109  
system data bus 35  
system interrupts 20  
system to keyboard interface 59  
system memory map table 2.1 12  
system parameters 42  
system refresh controllers 34  
system/subsystem interface FDC 46  
system timers/counters 18  
system timers/counters, block diagram  
fig.8 18

## T

T/C 35  
temperature limits table 1.1 4  
terminal count 35  
~TRACK OO 35  
translation 91  
transmit buffer register 125  
transmitter shift register 130

## U

undercurrent protection 77  
underline enable 88

## V

vertical resolution table 6.6 87  
video connector J2 pin assignments  
table 6.4 84

## W

WAIT instructions, Intel 80287 99  
wait states 15,36  
~WRITE DATA 52  
~WRITE ENABLE 51  
write path 46  
~WRITE PROTECT 52  
write registers, FDC table 2.10 46

Printed U.S.A.  
inventory number 45961-90001