



9-1000

4096 BIT MOS N-CHANNEL ROM

9810 and 9820 CALCULATOR SPECIFICATIONS.

GENERAL DESCRIPTION:

The 9-1000 is a 4096 bit static ROM that is organized as 512x 8 with fully decoded inputs. The inputs require external pullup resistors for use with open collector devices.

This specification applies only to the 9810 and 9820 Calculator usage of the 9-1000 ROM.

Part numbers are identified by testor tapes as described on page 8 and are derivable from the bit pattern number on the testor tape.

The part number is always of the form 1818-2xxx, where xxx is the three digit bit pattern number appearing on the testor tape. All parts will be imprinted on the kovar lid (page 7) with the appropriate part number.

All parameters and limits described in Electrical Characteristics, page 2, p. 3, p. 4, are design parameters and must be met, but need not be tested 100%.

12

33

				TITLE	
				9-1000 ROM 9810, 9820	
				CALCULATOR SPECIFICATIONS	
				APPD.	SHEET 1 OF 10
				SUPERSEDES	REV. DWG. NO.
A AS ISSUED				7-10-71	A-1818-9001-1
LTR.	REVISIONS	APPD.	DATE		



ELECTRICAL CHARACTERISTICS

Standard Operating Conditions:*

(Each of the Electrical Characteristics is met for the worst case in the following Standard Operating Conditions.)

$$V_{DD} = +5 \text{ volts } \pm 5\%$$

$$V_{GG} = +12 \text{ volts } +0\% -10\%$$

$$V_{BG} = -2.0 \text{ volts } \pm 5\%$$

$$V_{OR} = +12 \text{ volts } \pm 5\%$$

Output Loads: See Figure 2

$$T_A = 0^\circ\text{C to } 55^\circ\text{C}$$

Programmed as 512 x 8

V_{GG} and V_{OR} are pulsed supplies

CHARACTERISTIC	SYMBOL	MIN.	MAX	UNITS	CONDITIONS
Inputs I_{0-8} :					
Logical "0"	$V_{in} "0"$		.8	V	
Logical "1"	$V_{in} "1"$	4	6	V	With $I_{in} \leq 1 \mu\text{A}$
Capacitance to ground:					
I_{0-7}	C_{in}		13	PF	at O_v , $f = 1 \text{ MHz}$
$I_8, \bar{I}_8$	C_{in}		18	PF	at O_v , $f = 1 \text{ MHz}$
V_{OR}	CV_{OR}		13	PF	at O_v , $f = 1 \text{ MHz}$
V_{gg}	CV_{GG}		100	PF	at O_v , $f = 1 \text{ MHz}$

* Referenced to common (pin 15)

				TITLE	
				ELECTRICAL CHARACTERISTICS	
				APPD.	SHEET 2 OF 10
A AS ISSUED				DLT	7-19-71
LTR.	REVISIONS	APPD.	DATE	SUPERSEDES	REV. DWG NO.
					A-1818-9001-1



ELECTRICAL CHARACTERISTICS (Continued)

CHARACTERISTIC	SYMBOL	MIN.	MAX	UNITS	CONDITIONS
Outputs: 0 ₀ -0 ₇					
Logical "0" (D.C.)	V _{out} "0"		.4	V	I _{sink} = 1.6 mA*
Logical "1"	I _{leak}		1	μA	At V _{out} = 5 v
Capacitance to ground	C _{out}		12	PF	V _{out} = 0vDC f = 1 MHz
Output Pullups to V _{DD} (enabled by V _{OR})	R _{out}	1.4 (typ) *		KΩ	At V _{out} = 0.4 v
	R _{out}	1.5 (typ) *		KΩ	At V _{out} = 2.4 v
Access Time	t _A		1160	ns	See Figure 1
Supply Currents:					
V _{DD} Supply	I _{DD}		30	μA	
V _{gg} Supply	I _{gg}		1	μA	
V _{BG}	I _{BG}		5	μA	
V _{OR}	I _{OR}		1	μA	
Power Dissipation	P _d	250 (typ)		mW	

* For 9-1000 A artwork only, I_{sink} = 1.4 ma
R_{out} = .61 KΩ and .67 KΩ at V_{out} = .4 and 2.4 respectively

				TITLE	
				ELECTRICAL CHARACTERISTICS	
				APPD.	SHEET 3 OF 10
A AS ISSUED				DLT	7-12-77
LTR.				REVISIONS	DATE
				SUPERSEDES	REV.
				DWG. NO.	
				A-1818-9001-1	



MAXIMUM RATINGS


25°C unless otherwise indicated.

CHARACTERISTIC	SYMBOL	MIN	MAX	UNITS
Voltage on all pins**		0	20	V
Power Dissipation	P_d		500	mW.
Ambient Operating Temperature	T_A	0	55	°C
Storage Temperature	T_s	-25	100	°C

** Referenced to substrate. (V_{BG})

12


			TITLE	
			MAXIMUM RATINGS	
			APPD.	
			SHEET 4 OF 10	
A AS ISSUED			DLT	7-10-71
LTR.	REVISIONS	APPD.	DATE	SUPERSEDES
				REV. DWG. NO.
			A-1818-9001-1	



NOTES: Minimum and maximum delays are shown.
Only maximum rise and fall times are given.
All times are in nanoseconds.
Shaded areas represent uncertainty.

Figure 1

				TITLE	
				9810 and 9820 ROM	
				TIMING DIAGRAM	
				APPD.	
B				SHEET 5 OF 10	
A Issued Dave Maitland Orig. DLT				7-1957	
LTR.				REVISIONS	
APPD.				DATE	
SUPERSEDES				REV.	
				DWG. NO.	
				A-1818-9001-1	




All diodes IN 4363 or equivalent

Figure 2


				TITLE	
				OUTPUT LOADS	
				APPD.	
				SHEET 6 OF 10	
A Issued		Dave Maitland Orig. DLT		5/18/71 SUPERSEDES	
LTR.		REVISIONS		REV. DWG. NO.	
		APPD.		A-1818-9001-1	



MECHANICAL DATA



PACKAGE:**
24 lead, ceramic
dual-in-line



PIN CONFIGURATION *

TOP VIEW

V_{BG} (Sub.)
V_{DD}
Input I₄
Input I₂
Input I₀
Output O₁
Output O₃
Output O₅
Output O₇
V_{OR}
Input I₇
Input I₈

1	24
2	23
3	22
4	21
5	20
6	19
7	18
8	17
9	16
10	15
11	14
12	13

V_{BG} (Sub.)
V_{GG}
Input I₅
Input I₃
Input I₁
Output O₁
Output O₂
Output O₄
Output O₆
Common
Input I₆
Input I₈

** For ROM programmed as a 512 x 8.

				TITLE	
				MECHANICAL DATA AND	
				PIN CONFIGURATION	
				APPRO	SHEET 7 OF 10
				SUPERSEDES	REV
A Issued Dave Wainland Orig. <i>SW</i> 7.12.71				DWS NO.	
LTR. REVISIONS				A-1818-9001-1	
APPRO. DATE					



PART NUMBER IDENTIFICATION AND PROGRAMMING

Part numbers are identified and documented by means of testor tapes. The testor tapes are 8 level paper tapes coded in ASC II with a line format and an ASC II Carriage Return and Line Feed at the end of each line. All lines begin in column 1. The tape is comprised of three sections: Leader, Bit Pattern and Trailer.

Leader Data - 3 lines

The first three lines on the testor tape contain header information formatted as shown in the following example

(all lines start in column 1 with space indicated by):

Line 1 1B3B4B(000B)5B6B 9810 comments 25 char.

↓
Mask set to be
used with this
part number.
Contact mask
programming
indicated as
shown by (000B)

↓
Instrument
Number

Line 2 010A 03/17/71 512 x 08 Omit on 1

↓
Bit Date
Pattern #
& rev. letter

↓
Organization: Defines sense
of words x of testor tape
of Bits in word

Line 3 Line 2 line 1

Combined lines, truncate beyond
72 characters

All fields are to be the number of characters shown; leave blanks where necessary to fill the field.

				TITLE	
				PART NUMBER IDENTIFICATION	
				AND PROGRAMMING	
				APPD.	SHEET 8 OF 10
				SUPERSEDES	REV. DWG. NO.
A AS ISSUED				DT	7-19-71
LTR.	REVISIONS		APPD.	DATE	
				A-1818-9001-1	



Bit Pattern Data - 512 lines

For 4096 bit ROM organized as 8 bits per output word, there will be octal 777 lines (decimal 512 lines) following the three header lines. These lines define the logical states of the ROM and are formatted as follows (spaces are indicated by):

→ Output 0₀ (either 0 or 1)

XXX YYYYYYYY
Octal chip Binary output word (0₇ → 0₀)
Address,
(I₈ → I₀, right
justified, LSB is I₀)

A logical "1" on a output corresponds to no gate cut in the bit array; a logical "0" on a output corresponds to the presence of a gate cut. Don't care states are encoded as logical "1".

Trailer Data - 17 to 18 lines

The next three to four lines define miscellaneous programming and have the form:

For 9-1000A ← { 00000000000000000000000000000000
 1111111111111111
 1111111111
 11111001111010111111

For 9-1000C ← { 0000000000000000
 11111111111100
 1111

				TITLE	
				PART NUMBER IDENTIFICATION AND PROGRAMMING	
				APPD.	
				SHEET 9 OF 10	
A AS ISSUED				DLT	7-19-71
LTR.				REVISIONS	DATE
				SUPERSEDES	REV.
				DWG. NO.	
				A-1818-9001-1	



The next four lines contain the part number (bit pattern) and revision letter encoding in a binary format. The part number and revision letter are identical to the bit pattern number and revision letter on line 2 of leader. The first through the third lines represent digits one through three of the part number; the fourth line encodes the revision letter. The part number and revision letter are encoded by placing a "0" at the appropriate place in the lines; for example, the bit pattern number 018 (revision A) is encoded as follows:

```
0111111111
1011111111
1111111101
0111111111111111111111111111
```

The next four lines contain an exact copy of the bit pattern number and revision letter encoding described on the preceding page. The next six lines contain a date coded which is formatted identically to the part number code. For example 3/15/71 is encoded as:

```
0111111111
1110111111
1011111111
1111101111
1111110111
1011111111
```

The date coded here is the same as the date appearing on line 2 of the leader.

12

				TITLE	
				PART NUMBER IDENTIFICATION AND PROGRAMMING	
				APPD.	SHEET 10 OF 10
				SUPERSEDES	REV. DWG. NO.
A AS ISSUED				DLT	7-19-71
LTR.	REVISIONS		APPD.	DATE	A-1818-9001-1