



CONNECTOR PIN ASSIGNMENTS (PI)

A	GND	1	A01
B	A03	2	A00
C	A02	3	A04
D	A05	4	A06
E	A08	5	A09
F	A07	6	RWI01
H	RWD07	7	RWI03
J	RWD05	8	RWI05
K	RWD03	9	RWI07
L	RWD01	10	RWI09
M	RWD15	11	RWI11
N	RWD13	12	RWI13
P	RWD11	13	RWD09
R	YBL	14	RWI15
S	CSA01	15	PCG
T	CSA03	16	CSA02
U	+VSS(+16V)	17	CSA04
V	GND	18	+VCC(+20V)

512 PROGRAM STEPS.



NOTE: THIS DRAWING IS
LAYED OUT THE SAME
AS THE BOARD

NOTE: PIN ASSIGNMENTS ARE COMMON TO
ALL IC'S, UNLESS OTHERWISE SHOWN.

ENGINEERING RESPONSIBILITY ☒ SEPIA ☒																B-11217-66526-2			
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	SYM	REVISIONS	APPROVED	DATE
16	17	18	19	20	21	22			33	34	38		42	43		A	AS ISSUED	JES	7-6-71
		63			90			93											

DO NOT SCALE THIS DRAWING UNLESS OTHERWISE SPECIFIED. DIMENSIONS ARE IN INCHES. TOLERANCES .XX ± .02 .XXX ± .005		DRAWN BY <i>Wayne Harlan</i> DATE <i>4-13-71</i> ENGINEER <i>FINN</i> RELEASE TO PROD. <i>J. Smith</i> <i>7-6-71</i> SUPERSEDES DWG.	MATERIAL DESCRIPTION 9810- OPT 002 READ/WRITE MEMORY NEXT ASSEMBLY <i>11217-66526</i> OK <i>6-16-71</i> SCALE	MAT'L-PART NO. MAT'L-DWG. NO. PART NUMBER B-11217-66526-2
---	--	---	---	---

Opt. 002

SHEET OF

