

OUTLINE

1.0 PCA (PROGRAMMABLE CONTROL ARRAY)

- 1.1 BLOCK DIAGRAM .
- 1.2 PROGRAMMING .
- 1.3 SPECIFICATIONS .
- 1.4 APPLICATIONS .
- 1.5 OTHER INFORMATION .


2.0 MOS ROM


- 2.1 BLOCK DIAGRAM .
- 2.2 ROM OUTPUT .
- 2.3 ROM TIMING .
- 2.4 SPECIFICATIONS .
- 2.5 9820 BLOCK DIAGRAM .
- 2.6 ROM IN 9820 .

3.0 INTEL RWM

- 3.1 DESCRIPTION .
- 3.2 RWM BLOCK DIAGRAM-9820 .
- 3.3 STATUS AT LOVELAND .
- 3.4 INTEL'S PRICING .
- 3.5 9820 MEMORY-FACTORY
COSTS .
- 3.6 FURTHER INFORMATION .

MOS
PROGRAM CONTROL ARRAY
BLOCK DIAGRAM



PCA PROGRAMMING

Abbreviated Array Map of 8-bit Multiply

PCA SPECIFICATIONS

INPUTS: 16

OUTPUTS: 30

FLIP FLOPS: 8

NO. OF "P" TERMS: $72 + 8$

POWER: 500-600 mW

SPEED: 600 TO 1000 nS ACCESS TIME, $< 2 \mu\text{S}$ CYCLE TIME

TECHNOLOGY: P-CHANNEL


POWER SUPPLIES: GND, ± 10

CLOCKS: 2 PHASE

CHIP AREA: $133 * 120 \text{ MILS}^2$

ARRAY SIZE: $80 * 94 = 7520 \text{ BITS}$

PACKAGE: 51 LEADS; OTHERS AVAILABLE

PCA APPLICATIONSLOVELAND NETWORK SYNTHESIZER

INSTRUCTIONS.
QUALIFIERS TO/FROM:

16 X 16 MEMORY
M REGISTER
P REGISTER
EXTEND F-F
A REGISTER
ALU S.C. ROM
INPUT-OUTPUT

SUBROUTINES:

8 DIGIT ADD-SUBTRACT
MULTIPLY: X2, X10
DIVIDE: ÷ 2, ÷ 10
NUMERIC ENTRY
SWEEP CONTROL
PARAMETER MOD.
AMPLITUDE CONTROL, ETC.

OTHER INFORMATION

.PLANS TO DIGITIZE IN THE SPRING

.DESIGNER WILL MAKE TAPE FOR DESIRED PROGRAMMED
BITS


.TEST PROGRAM WILL BE MADE FROM THIS TAPE


.FOR FURTHER INFORMATION:

CHUCK KINGSFORD-SMITH -- GROUP LEADER

CLARE NELSON -- SOFTWARE


ROGER COX -- PHYSICAL SPECIFICATIONS


ROM OUTPUT

ROM TIMING

ROM SPECIFICATIONS

- .ARRAY SIZE: 4096 BITS
- .ORGANIZATION: 256 X 16 OR 512 X 8
- .POWER 250 mW - CAN BE PULSED
- .ACCESS TIME: < 500 nS
- .CYCLE TIME: < 1 μ s
- .POWER SUPPLIES: ± 5 , +10
- .TECHNOLOGY: N-CHANNEL
- .CHIP AREA: 110 X 100 MILS²
- .PACKAGE: 24 PIN DUAL CERAMIC IN-LINE FOR 512 X 8; 30 PINS FOR
256 X 16
- .OUTPUT PRECHARGE CIRCUITRY - PROGRAMMABLE
- .INPUT PULL UP RESISTORS - PROGRAMMABLE
- .SINKS 1 TTL LOAD
- .TTL COMPATABLE ON INPUT
- \$.003/BIT

9820 CALCULATORBLOCK DIAGRAM

ROM IN 9820

INTEL 1103 RWM DESCRIPTION

- . SIZE: 1024 X 1 BITS
 - . DYNAMIC--REFRESHING NECESSARY
 - . 18 PIN PLASTIC PACKAGE
 - . POWER SUPPLIES +16, +20
 - . SENSE AMPS NEEDED ON OUTPUT
-
- . SPEED--580 nS CYCLE TIME
 - . PRICE--\$.01/BIT

STATUS AT LOVELAND

- . EVALUATION OF 4 UNITS
- . 8 K X 16 MEMORY FOR CALCULATOR SOFTWARE
DEVELOPMENT THIS WEEK
- . WORKING PROTOTYPE END OF NOVEMBER
- . PLANNED FOR 9810, 9820--OUT IN 1 YEAR
- . HAVE HAD 100 X-1102 IN 2 SYSTEMS

INTEL'S PRICING

<u>QUANTITY</u>	<u>PLASTIC</u>	<u>CERAMIC</u>
FIRST 5 K	\$20.00	\$25.00
NEXT 10 K	15.00	19.00
NEXT 25 K	10.00	13.20
NEXT 50 K	8.00	10.50
NEXT 100 K	7.00	9.00
NEXT 1 M	1.85	3.85

ESTAMATED 1973 PRICE \$4.50 to \$6.50 IN 50 K QUANTITIES

9820 MEMORY FACTORY COSTS

M REGISTER BOARD	\$ 40
------------------	-------

T REGISTER BOARD	50
------------------	----

CONTROL BOARD	60
---------------	----

MOTHER BOARD	25
--------------	----

<u>HARDWARE</u>	<u>10</u>
-----------------	-----------

TOTAL	\$185
-------	-------

(2) ROM BOARD - (2 K x 16)	\$140 each
----------------------------	------------

(2) RWM BOARDS - (512 x 16)	\$145 each
-----------------------------	------------

FURTHER INFORMATION

4096 ROM

DAVE MAITLAND

INTEL 1024 APPLICATION

CAL FINN

PRELIMINARY*

9-0183

4096 BIT MOS ROM

GENERAL DESCRIPTION:

The 9-0183 is a 4096 bit static ROM that can be organized as a 512 x 8 or 256 x 16. The inputs are fully decoded and the outputs can be wire-OR'd. Both the inputs and outputs have programmable pull-up resistors which enable the 9-0183 to be either MOS or TTL compatible.




* Subject to change without notice.

PRELIMINARY*

MECHANICAL DATA

PACKAGE:**

24 lead, ceramic
dual-in-line



PIN CONFIGURATION

TOP VIEW

Substrate	1	24	Blank
V _{DD} Supply	2	23	V _{GG} Supply
Input I ₄	3	22	Input I ₅
Input I ₂	4	21	Input I ₃
Input I ₀	5	20	Input I ₂
Output O ₁	6	19	Output O ₀
Output O ₃	7	18	Output O ₂
Output O ₅	8	17	Output O ₄
Output O ₇	9	16	Output O ₆
V _{OR} Supply	10	15	Ckt. Gnd.
Input I ₇	11	14	Input I ₆
Input I ₈	12	13	Input I ₈

** For ROM programmed as a 512 x 8.

PRELIMINARY*

MAXIMUM RATINGS

@ 25°C unless otherwise indicated.

CHARACTERISTIC	SYMBOL	MIN	MAX	UNITS
Voltages on all pins**				V
Power Dissipation	P_d			mw.
Operating Temperature	T_o			°C.
Storage Temperature	T_s			°C

** Referenced to substrate.

PRELIMINARY*

ELECTRICAL CHARACTERISTICS

Standard Test Conditions (512 x 8):

$V_{DD} = +5$ volts $\pm 10\%$ Output loads; 200 pf, 100 K to GND.

$V_{gg} = +10$ volts $\pm 10\%$ $T_a = 1 \mu s$ (see timing diagram)

$V_{BG} = -5$ volts $\pm 10\%$ $T_o = 25^\circ C$

$R_L = +10$ volts $\pm 10\%$ Input address 111

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Inputs I_{0-8} :						
Logical "0"	V_{in} "0"				V	
Logical "1"	V_{in} "1"				V	
Pullups	R_{in}				K Ω	Programmable
Capacitance	C_{in}				PF	Without pullups
					PF	With pullups
I_8 Capacitance	C_{I8}				PF	Without pullups
					PF	With pullups
V_{gg} Capacitance	C_{Vgg}				PF	
Outputs:						
Logical "0"	V_{out} "0"				V	$I_{out} = 1.8$ MA
Logical "1"	V_{out} "1"				V	
Sink Current	I_{out}					Programmable
					MA	At .4 volts
					MA	At .8 volts


PRELIMINARY*

ELECTRICAL CHARACTERISTICS CONT.

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Capacitance	C_{out}				PF	
Pullups	R_{out}					Programmable
					K Ω	At $V_{out} = .4$ V
					K Ω	At $V_{out} = 2.5$ V
Access Time	T_a				μ S	See timing diagram
Supply Currents:						
V_{DD} Supply	I_{DD}				MA	
V_{gg} Supply	I_{gg}				NA	
V_{BG} Supply	I_{BG}				NA	
R_L Supply	I_L				NA	
Power Dissipation	P_d				MW	

PRELIMINARY*

TIMING DIAGRAM



$$T_a = T_2 + T_3$$

OUTPUT BUFFER ^{Verrechnung} UTILIZATION

Note:

1. R_L may be tied to V_{DD} or V_{gg} on the chip.
2. Pullup device may be programmed for .75%, .5% or .25% of the value indicated.

PRELIMINARY*

Power**

Schmoo Plot**

** Standard Test Conditions