





Margin-Clock-Oszillator für 9810-Calculator



montiert in Plastikgehäuse ca 70×50×20
auf IC-Testboard. Anschluß über festgelöteten
10-pin PC-Connector



NOTE:

Catcher = word for a command to send the calculator to monitor routine.

9810 A Memory Map

SECONDARY

0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
 0 0 0 0 0 0 0 1 1 1 1 1 1 2 2 2 2 2 2 3 3 3 3 3 3

PRIMARY

00

01

02

03

04

05

06

07

10

11

12

13

14

15

16

17

A	B	B	P	P	W	C	D	I	V	B	V	V	F	G	W	P	Q	P	H	J	S	I	S	P	K	E	E	Q	P	P	A	Y
M	M	M	M	M	U	M	T	M	N	N	N	N	N	U	U	N	U	N	N	P	P	U	J	Q	Q	K	P	U	U	Q	L	
I	E	I	F	F	L	G	W	I	E	Q	H	J	Q	G	W	Q	K	Q	H	J	Q	L	Q	Q	K	L	L	Q	Q	Y	L	
E	H	W	K	G	Y	J	N	D	D	D	D	D	Y	D	Y	F	I	J	J	U	U	L	T	P	K	K	Q	Q	P	P		
U	U	U	M	T	M	T	U	T	T	T	T	N	U	U	T	M	M	M	M	N	M	T	T	M	N	N	N	A	A	D	D	
M	E	E	F	F	F	E	Q	M	H	H	H	H	G	G	G	I	I	I	J	J	J	J	Q	K	K	K	L	L	L	L	L	
M	P	M	M	M	M	T	U	M	U	M	N	Q	N	Q	U	N	N	N	N	M	U	T	P	P	N	U	P	M	U	P	M	
B	P	B	C	C	C	C	C	D	U	D	R	N	D	U	G	I	H	G	U	N	N	G	G	U	U	H	H	J	H	S	P	S
U	P	P	Q	R	R	S	S	W	U	P	S	U	R	U	M	U	S	N	S	P	U	P	W	W	P	S	P	P	S	P		
U	U	T	S	T	A	W	T	Q	Q	T	S	S	T	S	S	S	G	M	Q	P	P	P	P	W	W	P	P	S	Q	Q	S	P
U	D	R	D	D	R	N	O	W	D	R	M	W	T	W	Z	P	R	S	R	U	Y	P	S	S	S	M	W	W	S	M		
N	N	N	N	N	R	R	N	N	N	N	N	N	N	N	N	N	N	N	N	U	Y	W	W	P	U	P	P	W	U	P	Y	
A	W	W	E	Y	Y	U	S	U	Y	U	U	Y	Y	Y	Y	S	W	U	E	U	U	U	U	U	S	P	P	Y	P	W	U	
N	N	N	N	N	N	T	D	N	N	N	N	N	N	N	T	N	N	N	N	N	U	U	U	P	W	U	P	U	U	Q	X	
D	T	D	D	C	D	C	T	P	T	T	S	U	P	C	T	Y	Y	Y	Y	Y	Y	Y	Y	Q	Y	Y	Y	C	U	Y	U	
A	P	P	Q	A	T	T	U	U	S	U	R	R	S	S	Q	U	Q	Q	P	P	P	P	Q	N	P	P	Q	W	S	A		

free

SECONDARY

0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
 0 0 0 0 0 0 0 1 1 1 1 1 1 1 2 2 2 2 2 2 2 3 3 3 3 3 3

PRIMARY

00
01
02
03
04
05
06
07
10
11
12
13
14
15
16
17

A	B	B	P	P	W	C	D	I	U	B	U	U	F	G	W	P	Q	P	H	J	W	I	S	P	K	E	E	Q	P	R	A	W
M	M	M	M	M	U	M	T	M	N	N	N	N	N	U	U	N	U	N	N	P	P	U	J	Q	O	K	P	U	U	Q	L	
I	E	I	F	F	L	G	W	I	A	Q	H	J	Q	G	W	Q	K	Q	H	J	Q	L	O	O	K	L	L	Q	Q	W	L	
E	H	W	K	G	W	J	N	D	D	D	D	D	W	D	W	F	I	J	J	U	U	L	T	P	K	W	K	Q	Q	P	P	
U	U	U	M	T	M	T	U	T	T	T	T	N	U	U	T	M	M	M	M	N	M	T	T	M	N	N	N	W	W	D	D	
M	E	E	F	F	F	E	O	M	H	H	H	H	G	G	G	I	I	I	J	J	J	J	Q	K	K	K	L	L	L	L	L	
M	P	M	M	M	M	T	U	M	S	N	Q	N	Q	U	N	N	N	N	M	U	T	P	P	N	U	P	M	U	P	M		
B	B	B	C	C	C	C	D	U	D	R	N	D	U	G	I	H	G	U	N	N	S	G	U	J	H	H	J	H	S	P	S	
G	P	P	Q	R	R	S	S	W	U	P	W	U	R	W	U	W	M	U	W	N	S	U	P	W	W	P	A	P	P	W	P	
U	U	T	S	T	A	W	T	Q	Q	T	S	S	T	S	S	W	G	M	Q	P	P	P	P	W	W	P	P	S	Q	Q	S	
U	D	R	D	D	P	N	O	W	D	R	N	W	U	T	W	W	P	R	S	R	U	W	P	S	S	S	M	W	W	W	M	
N	N	N	N	N	R	R	N	N	N	N	N	N	N	N	N	N	N	N	N	U	W	W	W	P	U	P	P	W	U	P	W	
A	W	W	E	W	W	U	W	U	W	U	W	W	W	W	W	W	U	E	U	U	U	U	U	S	P	P	W	P	W	U		
N	N	N	N	N	N	T	D	N	N	N	N	N	N	N	T	N	N	N	N	N	U	U	U	P	W	U	P	U	U	Q	X	
D	T	D	D	C	D	C	T	P	T	T	S	U	P	C	T	W	W	W	W	W	W	W	W	G	W	W	W	C	U	W	U	
A	W	P	P	Q	A	T	T	U	U	S	P	U	R	R	S	P	Q	U	Q	Q	P	P	P	P	Q	W	P	P	Q	W	S	A



9810 DIAGNOSTIC TESTER
 STATE ASSIGNMENTS

TEST 17 READ DRIVERS TEST

TEST 18 CHIP ENABLE TEST

7820 A Constants

ADD ON ROM CONSTANTS



0000	164003
1000	045723
2000	122625
3000	020420
4000	077476
5000	070212
6000	004115
7000	031430
16000	177744
Sum	022614

TEST Block 155164

9821 Constant

174000	020540	9
175000	024526	10
0000	164003	1
1000	045723	2
2000	164763	3
3000	031720	4
4000	077476	5
5000	070212	6
6000	004115	7
7000	031430	8
16000	177744	
Sum	143540	
TEST BLOCK	034240	

9830 Constants

0000	164121
1000	000000
2000	022465
3000	021473
4000	020116
5000	015423
6000	031453
7000	074310
10000	060653
11000	074112
12000	007002
13000	066725
14000	000003
15000	074046
16000	062215
17000	000000
40000	037400
Sum	104427
TEST BLOCK	073351

MATH. 000002
0.25754/031554

USER DEF. 000004
063264

CASS. 000007
021726

PC I. 000001
067106

PC II. 000006
066743

11 910 3
15 12 910 7 5 4 0
2
2 3
11 0
6 0
11 8
14 10 11

MATR. 000301
035661

Plot. 001400
023524


String 000011
063430


EXT. I/O 000215
045472


TERM 1 000077
121661

BATCH 000000
000476

ADV. PR. 000137







Inst	Inst	T reg	Perm
10 000	NOP	000000	
10 001	Prog const.	005001	
10 002	OTR 01, H	152147	
10 003	L1B 01, H	022001	T
10 004	OTR 01, C	143101	
10 005	L1B 01, C	022001	T
10 006	OTR 00, C	153146	
10 007	L1B 01, C	022001	T
10 010	SFC 01, C	163700	T
10 011	STC 01, H	142001	
10 012	SFC 01, C	163700	T
10 013	SFC 01, C	163700	T
10 014	OTR 00, H	142144	
10 015	SFC 01, C	163700	T
10 016	CLF 00	143700	
10 017	SFC 00, C	163700	T
10 020	OTR 01, H	142144	
10 021	STC 01, H	142001	A
10 022	SFC 01, H	171500	T
10 023	OTR 00, H	142144	B
10 024	STC 01, C	173500	T
10 025	SFC 01, C	163700	T
10 026	SFC 01, C	163700	T
10 027	STC 01	142144	T
10 030	OTR 01, H	142144	T
10 031	SFC	163700	T
10 032	OTR 01, C	043141	T
10 033	STC 01, H	142001	
10 034	OTR 01, H	153141	E
10 035	STC 01	156741	
10 036	L1B 01, H	022001	T
10 037	Sen const.	000000	T

REM: T — TEST only here
 A — SEL CODE 17 • CEO → STOP from Interface
 B — SEL CODE 07 • CEO → CFI from Interface
 C — SEL CODE 03 • S1H → STOP, SSI = 1
 D — SEL CODE 04 • Status 16 → SSI = 1
 E — SEL CODE 04 • (CEO+S1H) → Invalid data and status on S1 lines
 Error-Loop - QBC → 0

W


Secondary addr.

Primary addr.


	00	01	02	03	04	05	06	07	10	11	12	13	14	15	16	17	20	21	22	23	24	25	26	27	30	31	32	33	34	35	36	37
00	A	B	B	P	P	W	C	D	I	U	B	Sp	U	F	G	W	P	Q	P	H	J	Sp	I	Sp	K	E	E	Q	P	P	A	X
01	U	M	M	M	M	U	M	U	N	N	N	N	N	N	U	U	N	U	N	N	P	P	U	J	Q	O	K	P	U	U	Q	L
02	I	E	I	F	F	L	G	W	I	E	Q	H	J	Q	G	W	Q	K	Q	H	J	Q	L	Q	Q	K	L	L	Q	Q	U	L
03	E	H	W	K	G	S	J	N	D	D	D	D	D	Sp	D	U	F	T	J	J	U	U	L		P	K	I	K	Q	Q	P	P
04	Sp	U	U	M	T	M	Sp	U	W	Sp	Sp	Sp	N	T	M	Sp	M	M	M	N	M	S	Sp	M	N	N	N	A	A	D	D	L
05	M	E	E	F	F	F	E	O	M	H	H	H	H	G	G	G	I	I	I	J	J	J	J	Q	K	K	K	L	L	L	L	L
06	M	U	M	M	M	M	U	U	M	U	M	N	Q	N	Q	U	N	N	N	M	U	S	P	P	N	P	P	M	Sp	P	M	
07	B	B	B	C	C	C	C	C	D	U	D		N	D	U	G	I	H	G	U	N	N	G	G	U	Sp	H	H	Sp	H	Sp	Sp
10	O	P	P	Q	R	R	S	T	U	S	P	T	U	S	T	U	T	M	U	T	N	Sp	S	P	R	W	P	T	P	Sp	P	
11	T	U	T	Sp	T	A	W	U	Q	Q	P	Sp	Sp	Sp	T	T	Sp	Q	P	Q	P	P	P	P	W	W	P	T	T	Q	Q	Sp
12	Sp	D	R	D	D	R	N	O	W	D	R	M	Sp	W	Sp	W	S	P	R	Sp	R	U	T	P	S	S	S	M	W	W	S	M
13	N	N	N	N	N	N	R	R	N	N	N	N	N	N	N	N	N	N	N	N	U	U	W	W	P	U	P	P	W	U	P	U
14	A	W	W	E	U	U	U	S	T	U	U	U	U	U	T	U	S	W	U	E	U	U	U	U	S	P	P	S	P	W	U	
15	N	N	N	N	N	N	T	D	N	N	N	N	N	N	N	T	N	N	N	N	N	U	U	U	P	W	U	P	U	Sp	Q	X
16	D	T	D	D	C	D	C	T	P	T	T	T	T	P	C	T	R	U	U	W	T	R	Q	U	S	S	T	U	C	U	T	U
17	A	Sp	P	P	Q	A	T	T	U	U	T	U	R	R	T	T	Q	U	Q	Q	P	P	P	Q	W	P	P	Q	W	Sp	A	

Test	Beg. addr.	Error addresses							
A Error simul.	17-37	11-05							
B BC FF test	07-01	00-01	00-02	00-12					
C XOR logic	07-03	16-34	16-04	16-06	16-16				
D Binary ADD =//=	00-07	07-10	07-12	07-15	12-01	12-11	12-03	12-04	
		15-07	04-36						
E Preg test	05-06	02-01	02-11	14-03					
F Ereg test	05-03	02-04	02-03						
G Breg test	05-15	02-06	02-16	03-04					
H Areg test	05-14	02-13	02-23	03-01					
I Ereg>Areg	05-20	02-00	02-02	02-10					
J Mreg test	05-23	02-14	02-24	03-06					
K Treg test	05-30	02-21	02-31	03-03					
L Treg>Ereg	05-33	02-33	02-05	02-26					
M Binary ALU	01-02	06-12	06-02	06-03	06-04				
N Binary ALU	01-11	06-22	06-13	06-21	06-23	06-31	06-15		
P BCD ADD test	10-01	17-02	17-03						
Q Dez.ALU test	10-03	17-04							
R Read drivers	10-04	17-15	17-14						
S Chip select	10-06	04-26							
T ROM test	10-07	10-23							
U R/W test	03-24	15-34							
W I/Oreg test	13-26	14-36							
Sp Spec.ROM test	12-00	17-36							


(SP) DT 09820/30




$\phi \rightarrow D_{reg}$




$D \rightarrow A \text{ or } B$




$I \rightarrow D_{reg}$




$D \rightarrow P$




$D \rightarrow P$




$A \text{ or } B \rightarrow D$



$D \rightarrow M$



$P \rightarrow D$



$D \rightarrow T$

SP