

Maintenance Library

CONTROL MODULE

3340-A2 S N MLM INDEX MLX LGND START FSI MSG SENSE OLT OPER VOL. R01	VOL. R02 MICRO	VOL. R03 PANEL SSW* CTL-I DATA	VOL. R04 MICFL	VOL. R05 DEV-I ACC R/W	VOL. R06 DM RPI PWR LOC INST
--	--------------------------	---	--------------------------	--	--

Volumes R01, 2, 3, and 4
accompany only Control
Modules (A2).

* This section is only with Control
Modules that have the string
switch feature installed.

SATELLITE MODULE

3340-Bx S N MLM DEV-I ACC R/W VOL. R05	VOL. R06 DM RPI PWR LOC INST
---	--

Volumes R05 and R06 accompany every Control Module (A2) and every
Satellite Module (B1 or B2). (One set per serial numbered frame.) To ensure
proper documentation level, use the volume that goes with the module you
are working on.

3340

Disk Storage

BM0010 Seq. 1 of 2	2747523 Part No. ()	440200 25 Jun 73	440203 2 Nov 73	440218 5 Aug 74	440224 15 Dec 75		
------------------------------	--------------------------------	----------------------------	---------------------------	---------------------------	----------------------------	--	--

MAINTENANCE LIBRARY ORDERING PROCEDURE
(IBM Internal)

Individual pages of the 3340 Maintenance Library can be ordered from the San Jose plant by using the *Wiring Diagram/Logic Page Request* (Order No. 120-1679). In the columns headed "Logic Page", enter the page identifier information: sequence number, sheet number, part number, and EC number. Groups of pages can be ordered by including a description (section, volume, etc.) and the machine serial number.

Example:

3340

	Sequence number	Part number			Latest EC number				
	DW0010	2747749	440203	440204	440205				
	Seq. 1 of 2	Part No. ()	2 Nov 73	21 Dec 73	28 Jan 74				

Sheet number

Copyright IBM Corporation 1973, 1974

This manual was prepared by the IBM General Products Division, Product Publications, Department G24, San Jose, California 95193.

© Copyright International Business Machines Corporation 1973, 1974, 1975

3340

BM0010	2747523	440200	440203	440218	440224			
Seq. 2 of 2	Part No. ()	25 Jun 73	2 Nov 73	5 Aug 74	15 Dec 75			

© Copyright IBM Corporation 1973, 1974, 1975

CE SAFETY PRACTICES

All Customer Engineers are expected to take every safety precaution possible and observe the following safety practices while maintaining IBM equipment.

1. You should not work alone under hazardous conditions or around equipment with dangerous voltage. Always advise your manager if you MUST work alone.
2. Remove all power, ac and dc, when removing or assembling major components, working in immediate areas of power supplies, performing mechanical inspection of power supplies, or installing changes in machine circuitry.
3. After turning off wall box power switch, lock it in the Off position or tag it with a "Do Not Operate" tag, Form 229-1266. Pull power supply cord whenever possible.
4. When it is absolutely necessary to work on equipment having exposed operating mechanical parts or exposed live electrical circuitry anywhere in the machine, observe the following precautions:
 - a. Another person familiar with power off controls must be in immediate vicinity.
 - b. Do not wear rings, wrist watches, chains, bracelets, or metal cuff links.
 - c. Use only insulated pliers and screwdrivers.
 - d. Keep one hand in pocket.
 - e. When using test instruments, be certain that controls are set correctly and that insulated probes of proper capacity are used.
 - f. Avoid contacting ground potential (metal floor strips, machine frames, etc.). Use suitable rubber mats, purchased locally if necessary.
5. Wear safety glasses when:
 - a. Using a hammer to drive pins, riveting, staking, etc.
 - b. Power or hand drilling, reaming, grinding, etc.
 - c. Using spring hooks, attaching springs.
 - d. Soldering, wire cutting, removing steel bands.
 - e. Cleaning parts with solvents, sprays, cleaners, chemicals, etc.
 - f. Performing any other work that may be hazardous to your eyes. **REMEMBER — THEY ARE YOUR EYES.**
6. Follow special safety instructions when performing specialized tasks, such as handling cathode ray tubes and extremely high voltages. These instructions are outlined in CEMs and the safety portion of the maintenance manuals.
7. Do not use solvents, chemicals, greases, or oils that have not been approved by IBM.
8. Avoid using tools or test equipment that have not been approved by IBM.
9. Replace worn or broken tools and test equipment.
10. Lift by standing or pushing up with stronger leg muscles — this takes strain off back muscles. Do not lift any equipment or parts weighing over 60 pounds.
11. After maintenance, restore all safety devices, such as guards, shields, signs, and grounding wires.
12. Each Customer Engineer is responsible to be certain that no action on his part renders products unsafe or exposes customer personnel to hazards.
13. Place removed machine covers in a safe out-of-the-way place where no one can trip over them.
14. Ensure that all machine covers are in place before returning machine to customer.
15. Always place CE tool kit away from walk areas where no one can trip over it, for example, under desk or table.

16. Avoid touching moving mechanical parts when lubricating, checking for play, etc.
17. When using stroboscope, do not touch ANYTHING — it may be moving.
18. Avoid wearing loose clothing that may be caught in machinery. Shirt sleeves must be left buttoned or rolled above the elbow.
19. Ties must be tucked in shirt or have a tie clasp (preferably nonconductive) approximately 3 inches from end. Tie chains are not recommended.
20. Before starting equipment, make certain fellow CEs and customer personnel are not in a hazardous position.
21. Maintain good housekeeping in area of machine while performing and after completing maintenance.

Knowing safety rules is not enough.
An unsafe act will inevitably lead to an accident.
Use good judgment — eliminate unsafe acts.


ARTIFICIAL RESPIRATION

General Considerations

1. Start Immediately — Seconds Count
Do not move victim unless absolutely necessary to remove from danger. Do not wait or look for help or stop to loosen clothing, warm the victim, or apply stimulants.
2. Check Mouth for Obstructions
Remove foreign objects.
3. After victim is breathing by himself or when help is available:
 - a. Loosen clothing.
 - b. Place victim on his side.
 - c. Keep victim warm.
4. Remain in Position
After victim revives, be ready to resume respiration if necessary.
5. Call a Doctor
Have someone summon medical aid.
6. Don't Give Up
Continue without interruption until victim is breathing without help or is certainly dead.

Rescue Breathing for Adults

1. Place victim on back; lift neck and tilt head way back. (Quickly remove any noticeable food or objects from mouth.)
2. Pinch nose closed; make airtight seal around victim's mouth with your mouth; and forcefully breathe into victim until chest rises (expands).



3. Continue breathing for the victim 12 times per minute WITHOUT STOPPING.
4. If chest does not rise (expand), roll victim onto side and pound firmly between shoulder blades to remove blocking material. Also, try lifting jaw higher with your fingers. Resume rescue breathing.

Operator Panels — — — — — PANEL 10

Describes use of 3340 Operator
Panel and Power Panel.

CE Panels — — — — — PANEL 20

Describes CE Panel switches
and indicator lights.


CE Panel Checkout — — — — — PANEL 150–162

Provides flowcharts and the CE
Panel timing chart used for checkout
and trouble-shooting procedures.

*Note: Certain 3340 subsystems have a 3344 drive attached.
The 3344 operator panel is not the same as the 3340
operator panel. See the PANEL section in the 3344
MLM. (3344 documentation will be available in May
1976).*

BN0001	2747412	See EC	440224	440241				
Seq. 1 of 2	Part No. ()	History	15 Dec 75	30 Oct 78				

3340 OPERATOR PANEL



READY Indicator

Lights when the data module is properly inserted and ready for operation.

START/STOP Switch

With the switch in the start position, the cover is locked, the data module is loaded and the heads are moved to track 0, provided that:

- 1. The drive power is on.
- 2. The data module is in place.
- 3. The cover is closed and latched.

When the switch is placed in the stop position, the data module is unloaded and the cover is unlocked. The data module will not unload while the system is communicating with the drive or when an Attention is pending.

READ ONLY Indicator

Lights when the write function is inhibited after the data module is loaded. Write is inhibited by rotating the read only inset in the data module handle.

COVER LOCKED Indicator

Lights when the drive cover is locked.

ATTENTION Pushbutton


Operating this pushbutton causes the drive to perform a rezero operation:

- 1. Read/Write heads are moved to track 0.
- 2. DM (data module) Attention is signaled to the controller.

OPERATOR PANEL SWITCH REPLACEMENT

Removal

- 1. Remove all lens covers.
- 2. Pull operator panel up and out of front cover.




- 3. Lift bracket up and out from front cover.
- 4. Remove attention switch housing.
- 5. Pull 3 wires from rear of switch.
- 6. Loosen lock nut on switch. Unscrew and remove switch from housing.

Replacement

Replacement is the reverse of removal.

3340 POWER PANEL (Standard)




POWER ON Switch

Operation of the Power-on switch allows ac power to be applied to the module provided subsystem power is present. The switch is bypassed by the subsystem sequencing controls during a subsystem power-up operation.

POWER OFF Switch

Operation of the Power-off switch removes ac power from the module when subsystem power is up. During a subsystem power-down operation, this switch is bypassed and power is removed by the subsystem sequencing controls.

3340 POWER PANEL (String Switch)




The functions of this power panel are the same as the standard machine (left) except for:

ENABLE/DISABLE Switches

The Enable/Disable switches (A or B) can be used to dedicate the 3340-A2 and associated drives to a single interface. Interlocking is provided.

*Machines without the String Switch feature do not have these switches.



IBM 3340-A2

CE Reset switch

This control is located on the top surface of the frame between the drive covers. See LOC 2 and LOC 12, or PANEL 10. When a drive is in CE mode, CE RESET resets:

- 1. Check and Attention conditions in the drive
- 2. Difference Counter
- 3. Head Address Register
- 4. Cylinder Register
- 5. Target Register
- 6. Cover Locked Latch

When the drive is not in CE Mode, the CE Reset switch:

- Resets a DM Sequencer error if it is in State 0, and initiates another 10 second retry to unload the data module. See Note 1, DM 100 for detailed theory on use of CE Reset for DM Sequence errors.
- Resets the Cover Locked Latch. See Note 4, DM 120 for detailed description of Cover Locked Latch.


BN0001	2747412	See EC	440224	440241					
Seq. 2 of 2	Part No. ()	History	15 Dec 75	30 Oct 78					

The CE controls allow:

- Communication with the storage control to initiate and control microdiagnostics from the 3340. (See MICRO 10 and 11.)
- Placing a drive in CE Mode.
- Removing the 3340 subsystem from system power sequencing.
- Removing +24 V power from an individual drive.
- Resetting of various drive circuits.

+24 V POWER switches

One for each drive, removes +24 Vdc power from the DM sequence microswitches and edge connectors to allow servicing one drive while the other is in operation if the CE Mode switch is on.



CE MODE switch

One CE Mode Switch for each drive allows a drive to be put in CE mode so it can be selected when a Select Tag accompanied by the Service Select bit on Bus Out is present.

Program Control display and Data display

Allows communication from the storage control to the 3340. For a description of PROGRAM CONTROL displays and their corresponding DATA displays, see MICRO 10 and 11.

Data Entry switches

Used in conjunction with Execute Switch to send information to the storage control. Examples:

1. Microdiagnostic routine and test numbers.
2. Test parameters.
3. Running options.

POWER MODE switch

1. Remote Drive Power sequencing under system control.
2. Local removes the 3340 subsystem from normal system power sequencing. Allows powering down the 3340 subsystem without affecting system operation. Prevents the system from powering up the 3340 during maintenance activity.

Parity Check

CTL-I Tag Bus lamp


Turned on by control interface tag bus parity error. Reset by execute switch or by power on/off sequence.

CTL-I Bus Out lamp

Turned on by control bus out parity error. Reset by execute switch or by power on/off sequence.

Dev-I Bus In lamp

Turned on by device bus in parity error. Reset by execute switch or by power on/off sequence.



CE Dr Selected/Execute Request lamp

Turns on when execute switch is operated. Reset when operation requested by data entry switches is complete and program control display is set. In CE mode, the lamp turns on when a drive is selected.


Execute switch

1. Causes control program to read data entry switches.
2. Turns on Execute Request light.
3. Resets bus checks and bus check lights.

Interface Select switch


Selects control interface A or B for CE Panel operation (String Switch Feature).

BN0020	2747413	See EC	440224	440227	440241			
Seq. 1 of 2	Part No. (1)	History	15 Dec 75	14 Sept 76	30 Oct 78			





CE PANEL

CE PANEL PANEL 151



BN0151	2747414	440200	440202	440203	440213	440218	440227	
Seq 1 of 2	Part No. (1)	25 Jun 73	7 Sept 73	2 Nov 73	13 May 74	5 Aug 74	14 Sept 76	



Notes:



1. Refer to the OPER section for complete Bus and Tag descriptions.
2. Execute Request switch, when operated, sets CE Alert Latch. If it fails to set, check the switch cables to CE Panel and latch on A2L2.
3. When the controller is not selected, CE Alert Execute (NPL) becomes active. Check Select Hold and the selected latch.
4. Storage Control should respond with Controller Poll Op 02 with a Bus Out value hex 08. If not, check interface cables or suspect Storage Control problem.
5. The controller responds with a bit-significant physical address, that is, bit 0 equals Controller 0, bit 1 equals Controller 1. Check from Select Bus to controller interface to be sure it happens correctly. Check Gate B1 and B1 Sel and Assm Sel lines.
6. The Storage Control then selects the controller based on the information received above. Check Bus Out and Tag Bus if it does not.
7. The controller responds to selection by placing a 3-of-6 bit code on Bus In. Bus In equals 07 for Controller 0 and 26 for Controller 1. If it fails to do so, check Gate B1, B1 Sel, and Assm Sel lines.
8. The Storage Control then must read CE data from the switches. Since the decode for this function is imbedded on a logic card, check lines 1, 9, 15, 16, and be sure that the Assm Bus bits equal the CE switch setting. CE Alert Latch (line 1) is reset by Gate CE Data Decode.
9. Note that Select Latch comes on and stays on throughout the timing chart.
10. Where there is more than one controller on the interface and the following combination of conditions exist –
 - a. The Execute Request light is on continuously on the controller with the higher address as a result of having operated the Execute Request switch.
 - b. No apparent Execute Request light on the controller with the lower address when the Execute Request switch is operated.– replace cards in the controller with the lower address.


Basic A2G2
SWFE A2D2 – Interface A
A2E2 – Interface B

CE PANEL


CE PANEL

PANEL 153







BN0154	2747415	440200	440202	440203	440213			
Seq. 2 of 2	Part No.()	25 Jun 73	7 Sept 73	2 Nov 73	13 May 74			



	BIT	LOC	0	1	2	3	4	5	6	7
-LO BYTE	A	A2L2	U04	U05	M12	U06	S09	U09	S10	U10
	B	A2U4	D02	D03	D06	D05	D07	D09	D10	D11
-HI BYTE	C	A2L2	U11	B05	U02	P12	S13	U12	U13	S12
	D	A2U4	B02	B04	B05	B08	B09	B10	B12	B13



Interface Analysis — — — — — CTL-I 100

Provides a description of the recommended approach to interface problems.

CTL-I MAPs — — — — — CTL-I 100–550


Provide maintenance procedures for analyzing control-interface-related problems.


Control Interface Description — — — OPER 90

Presents a high-level description of the Control Interface.

Interface Operation with Detailed Descriptions — — — — — OPER 95–109

Presents Tag sequence, interface data and control flow, and detailed Tag and Bus descriptions.






BQ0101	2747418	440200	440203	440213	440223	440227		
Seq. 2 of 2	Part No. (1)	25 Jun 73	2 Nov 73	13 May 74	14 Mar 75	14 Sept 76		

Test 2 is an exerciser. Values selected by the CE are cycled on Bus Out or the Tag Bus and then scoped. Below are scope pictures as they should appear while cycling the test. Parameter 3 bits were set to 1s (Tag Bus = '8F' or Bus Out = 'FF') and parameter 4 bits were set to 0s.


If these points are correct and parity errors are present, continue scoping using the ALDs (BF100 for Tag Bus, BF130 for Bus Out).

The scope setup for all photos except Number 4 is:


Vertical: 0.2 volts/div X10 probes
Horizontal: 5 us/div
(Timer may vary by storage control type; 3830 is shown)
Internal Sync.



TAG BUS	
Bit 0	A2G2D13
1	Not used
2	Not used
3	Not used
4	A2G2G02
5	A2G2B03
6	A2G2B05
7	A2G2D04
P	A2G2B04




+Bus Out or Tag Bus line which is unterminated. Note the increased amplitude and the ringing on the rise of the pulse.





BUS OUT	
Bit 0	A2G2G12
1	A2G2G13
2	A2G2P03
3	A2G2M03
4	A2G2M04
5	A2G2M07
6	A2G2M09
7	A2G2P10
P	A2G2P09

Same as number 2 except that time was changed to 1 us/div to illustrate the ringing on the leading edge.



Test 3 exercises:
Select Hold
Tag Gate
Recycle
Below are scope pictures as they should appear while looping the test.

Scope setup:
Vertical: 0.2 volts/div
X10 probes
Horizontal: 5 us/div
Time may vary by storage control type (3830 shown).
Sync: Internal




BO0103	2747419	440200	440202	440203	440204	440209		
Seq. 2 of 2	Part No. ()	25 Jun 73	7 Sept 73	2 Nov 73	21 Dec 73	25 Mar 74		


This list contains some (not all) of the items to be considered when checking cables.

REMEMBER: Interface cables must always be connected light (gray) to dark (black). Light to light or dark to dark is wrong (see INST 6).

- Inspect contacts; they may be bent, broken, or pushed in.




- Inspect at crimps and around strain reliefs for broken wires.
- Inspect SLT paddle cards for cold solder connections, solder splashes, or open land patterns.
- Inspect flat cables at bends for wires breaking through insulation caused by straightening bent cables.



- Inspect for nicks and cuts.

- Inspect wire for evidence of arcing or burning; check especially on paddle cards that carry high current.
- Inspect cables and wires for chafing at rough or sharp pivot points.
- Inspect for interference of strain relief hardware.




- Check to see if connectors are properly seated and/or mated.
- Where specific lines are suspected or indicated by analysis procedures, use a meter to check for:
 - a. Open
 - b. Short to ground
 - c. Short to adjacent signal line

Possible Action

1. Swap both ends of identical cables (check P/Ns) for isolation (For example: Control Interface cables or Device Interface cables).
2. Use card extenders to swap wires within a cable for isolation or a temporary fix.

Continuity Checks for Long Cables

1. Use the ALDs to verify pin connections.
2. Connect a meter to two pins in the connector.
3. Verify that you have an open circuit.
4. Short the corresponding pins in the other end of the cable.
5. Verify that you now have a short circuit.
6. Meter each signal pin to ground pin D08 to ensure that it is not grounded. Check ALDs to verify any ground connections.




3240	BQ0105 Seq. 2 of 2	2747420 Part No. (1)	See EC History	440223 14 Mar 75	440227 14 Sept 76				
------	-----------------------	-------------------------	-------------------	---------------------	----------------------	--	--	--	--

RESET FAILURE

There are two basic resets to the controller:

- 1. Power On Reset.
Occurs during the power-on sequence.
- 2. Controller Reset.
Occurs as a result of Tag '09' Bus '80'.

Reset is tested by forcing certain error conditions. These conditions are then sampled and a reset issued. A check is then made to verify that the error condition reset.




RESET FAILURE (Unexpected Error Alert)


RESET FAILURE (Unexpected Error Alert)

CTL-I 161

Routine A1 test 3 begins a test of some of the error checkers. The checkers are forced on and tested to see that they are on. Error Alert is then tested for it's active state. The check latches are then reset and checked for the off state. Error Alert is then tested for it's inactive state. If it is active, an error is formed and the Controller Error 1 Byte is displayed.

See OPER 260 for a summary of checks that cause Error Alert.






CHECK END DECISIONS

Check End is an indication that some unusual condition prevented the successful completion of an Extended operation (Read, Write, ECC Correct, etc.).



Entries onto this page are generally considered background errors. For example, if an ECC Data Check occurs during the ECC test, it is considered a primary failure and handled directly. However, ECC Data Checks that occur in most other tests are background errors and are analyzed on this page.




Note 1: To determine the mode of operation for the failure, see the Error Description for the failing Error Code in the MICRO section.


Note 2: When replacing A2G2, check the addressing jumpers. See INST 8.

Command Overrun is an indication that timing considerations for a sequence of Read and/or Write commands has been exceeded. The Read, Format G1, and Search Address Mark commands are the only commands that can be used to establish orientation. Subsequent commands must be issued within certain time limits, which are generally dictated by the type of gap and the command involved. G1 commands, Set Read/Write (op '85') and ECC Correct (op '08') do not cause Command Overruns. They should be considered false if they occur.






- A** Sets Command Overrun under these conditions:
1. Orientation should have been established but **was not**.
 2. A Read or **Write** command **was** executed. (Only **G1** commands and **RDG3** commands can establish Orientation)
- B** Sets Command Overrun if a **Write** command is issued **within 57 bytes** after Index.



3340	BQ0220 Seq. 2 of 2	2747422 Part No. ()	440200 25 Jun 73	440202 7 Sept 73	440203 2 Nov 73	440204 21 Dec 73	440213 13 May 74
------	-----------------------	-------------------------	---------------------	---------------------	--------------------	---------------------	---------------------

© Copyright IBM Corporation 1973, 1974






BQ0224	2747596	440202	440203	440204	440209	440223	440227
Seq. 1 of 2	Part No. (1)	7 Sept 73	2 Nov 73	21 Dec 73	25 Mar 74	14 Mar 75	14 Sept 76

No Tag Valid on Rd/Wr is a microprogram check of controller response time to Read, Write, and ECC operations (Op codes 08, 0E, and 0F).

One of the main reasons for this check is to eliminate 'hang' conditions.

Selection should have been accomplished before this check and the following can be concluded:


- 1. Tag Valid from the controller to the 3830-2 is functioning.
- 2. Bus Out and Tag Bus parity checks cause Error Alert. If either of these conditions exists, the problem may be in the Error Alert circuits.
- 3. Tag Gate is functioning.
- 4. Selected is functioning.
- 5. Valid Tag Gate is functioning.



TIMEOUT WAITING FOR RESPONSE ON R/W


TIMEOUT WAITING FOR RESPONSE ON R/W

CTL-I 253



TIMEOUT WAITING FOR RESPONSE ON R/W

CTL-I 253





This page intentionally left blank.

BQ0260 Seq. 1 of 2	2747424 Part No. (1)	440200 25 Jun 73	440202 7 Sept 73	440203 2 Nov 73	440209 25 Mar 74	440223 14 Mar 75	440224 15 Dec 75	440227 14 Sept 76
------------------------------	--------------------------------	----------------------------	----------------------------	---------------------------	----------------------------	----------------------------	----------------------------	-----------------------------

Each operation, whether an Immediate Operation or an Extended Operation, must be terminated with a Normal End or a Check End.


For Immediate Operations, the end condition occurs with Tag Valid.


For Extended Operations, Read, Write, ECC Correct, and Set Read/Write, the end condition is returned separately. If Normal End or Check End is not received at the proper time, an error is posted.






B00260	2747424	440200	440202	440203	440209	440223	440224	440227
Seq. 2of2	Part No. {1}	25 Jun 73	7 Sept 73	2 Nov 73	25 Mar 74	14 Mar 75	15 Dec 75	14 Sept 76

NORMAL END AND CHECK END












NO RESPONSE DURING CONTROL OPERATIONS

Each Immediate Operation issued should cause Tag Valid to be returned. This error is posted if Tag Valid is not sensed by the control unit within prescribed time limits.





Note 1: When replacing A2G2, check addressing jumpers. See INST 8.






Normal End should be presented simultaneously with Tag Valid for all Immediate Operations. The error stops on this page indicate a lack of the Normal End pulse.

BQ0273	2747427	440200	440202	440203	440213	440224	440227	
Seq. 1 of 2	Part No. (1)	25 Jun 73	7 Sept 73	2 Nov 73	13 May 74	15 Dec 75	14 Sept 76	



NO RESPONSE DURING CONTROL OPERATION

➤ **CTL-I 273**




CTL-I 273
CTL-I 276

Note :
Wired for Controller address.
See INST 15


CTI - 274



CONTROLLER – A2 MODULE



	Line Name	3340		3344	
		ALD	Test Point	ALD	Test Point
B	+NPL Outbus Bit 0	KA010	A1C2 G09	KK100 (KL110)	A1K2 (A1N2) M07
B	+NPL Outbus Bit 1	KA020	A1C2 B13	KK110 (KL110)	A1K2 (A1N2) U11
B	+NPL Outbus Bit 2	KA020	A1C2 J02	KK110 (KL110)	A1K2 (A1N2) U12
B	+NPL Outbus Bit 3	KA020	A1C2 D13	KK110 (KL110)	A1K2 (A1N2) S11
B	+NPL Outbus Bit 4	KA020	A1C2 B04	KK110 (KL110)	A1K2 (A1N2) U04
B	+NPL Outbus Bit 5	KA020	A1C2 B03	KK110 (KL110)	A1K2 (A1N2) S04
B	+NPL Outbus Bit 6	KA020	A1C2 D03	KK110 (KL110)	A1K2 (A1N2) S02
B	+NPL Outbus Bit 7	KA010	A1C2 J11	KK100 (KL100)	A1K2 (A1N2) M09
C	+NPL Outbus Bit P	KA020	A1C2 D04	KK110 (KL110)	A1K2 (A1N2) U03
C	+NPL Tagbus 0	KA010	A1C2 U03	KK100 (KL100)	A1K2 (A1N2) J05
C	+NPL Tagbus 1	KA010	A1C2 S02	KK100 (KL100)	A1K2 (A1N2) G03
C	+NPL Tagbus 2	KA010	A1C2 U02	KK100 (KL100)	A1K2 (A1N2) G05
C	+NPL Tagbus P	KA010	A1C2 S03	KK100 (KL100)	A1K2 (A1N2) G04
C	+NPL Select Hold	KA010	A1C2 G10	KK100 (KL100)	A1K2 (A1N2) M08
C	+NPL Tag Gate	KA010	A1C2 J10	KK100 (KL100)	A1K2 (A1N2) P09
D	+Enable Functions	KA100	A1C2 B10	KK150 (KL150)	A1K2 (A1N2) G10
E	+NPL Tag Valid	KK020	A1D2 J07	KK140 (KL140)	A1K2 (A1N2) B07

	Line Name	ALD	Test Point
A	+Device Tag Bus Bit 0	BD220	A1L2 J10
A	+Device Tag Bus Bit 1	BD220	A1L2 P03
A	+Device Tag Bus Bit 2	BD220	A1L2 J12
A	+Device Tag Bus Bit P	BD220	A1L2 J04
A	+Device Select Hold	BD230	A1L2 M03
A	+Device Tag Gate	BD230	A1L2 J02






MULTIPLE CONTROLLER CHECKOUT PROCEDURE

When two controllers with the same address respond to selection on the same storage control, their responses are identical. It is impossible for the storage control then to determine that more than one controller responded. Only on some subsequent operation, where different responses are possible, will the condition be detected.


Examples of errors which might be expected with multiple controllers selected are:

- 1. Invalid DM size bit combination (SC 191E).
- 2. Storage control detected bus in parity errors.
- 3. Head switch timer expired (SC 9008).



This procedure establishes controlled conditions so that the results can be decoded to a failing unit(s).




Note 2: When replacing A2G2, A2D2, or A2E2, check addressing jumpers. See INST 8.




MICROPROGRAM CHECK OF CONTROLLER SELECTION






CONTROLLER SELECTION CHECK CTL-I 304






CONTROLLER SELECTION CHECK

CONTROLLER SELECTION CHECK CTL-I 306



Prior to selection, the control lines are tested for their zero state. If any one or more is not zero, the error is indicated.




BQ0306	2747430	440200	440202	440203	440213	440218	440223	440224
Seq. 2 of 2	Part No. ()	25 Jun 73	7 Sept 73	2 Nov 73	13 May 74	5 Aug 74	14 Mar 75	15 Dec 75

HOT LINE OR SHORT BUSY TIMER EXPIRED

With the string switch feature installed, a busy condition is indicated by an Index Alert response to selection. If the busy condition is maintained too long or if the selected Index Alert line is hot, symptom code 9007 will be formed. Any of the control lines indicated on CTL-I 320 active prior to selection will also cause symptom code 9007.

HOT LINE OR SHORT BUSY TIMER EXPIRED

CTL-I 321




GATE DEVICE TYPE


Some Storage Controls Units or Attachments may have more than one device type attached. There are times when the Storage Control must determine the type of the device which is attempting to communicate with it. This is accomplished with a Gate Device Type Command.

On the 3340 the Controller responds with Bit 5 on Bus In if the Addressed Device can be selected. The device need not be ready. If the Addressed Device cannot be selected, only the Parity Bit will be on Bus In.

Types other than the 3340 will respond with different bits on Bus In.




BQ0330	2747431	See	440218	440224	440227			
Seq. 1 of 2	Part No. (1)	EC History	5 Aug 74	15 Dec 75	14 Sept 76			



GATE DEVICE TYPE

GATE DEVICE TYPE

CTL-I 334



3340

BQ0334 Seq. 1 of 2	2747700 Part No. (1)	440203 2 Nov 73	440213 13 May 74	440227 14 Sept 76			
------------------------------	--------------------------------	---------------------------	----------------------------	-----------------------------	--	--	--

© Copyright IBM Corporation 1973, 1974, 1976

GATE DEVICE TYPE

CTL-I 334

Note: Disregard this page if String Switch feature is installed.


The unsuppressible register is a means by which the control unit can selectively poll for device attentions. The unsuppressible register positions are set and reset individually under control of operation code '01'.

The unsuppressible register has no effect on normal polling during Poll device (op '82') with Bus Out bit 3 equal to 0. When Bus Out bit 3 equals 1, however, only attention bits that are equal to its unsuppressible register position are transmitted to the control unit. For example, if device 5 has an attention bit active and the unsuppressible register position 5 is off, there is no response to a Poll Unsuppressible operation. On the other hand, if the unsuppressible register for position 5 were on, an attention bit 5 is returned to the control unit in response to a Poll Unsuppressible operation.

Possible Causes



A2G2 card
A2V4 cable

When replacing A2G2, check addressing jumpers. See INST 8.



BQ0334	2747700	440203	440213	440227			
Seq. 2 of 2	Part No. (1)	2 Nov 73	13 May 74	14 Sept 76			

UNSUPPRESSIBLE REGISTER CTL-I 343




Allow HAR is generated during index range when in read mode to allow the Head Address register to be advanced during Multi-Track and Record Overflow operations. Allow HAR interrupts the Set Read Write values (Dev Tag '07', Bus Out = xxxx x111) and allows the Set HAR bus and tag values to be sent to the drive.

Allow HAR functions:


- A. Prevents the RW latch from holding Tag Gate active.
- B. Transfers control of the Device Tag Bus from the tie down to the Tag bus bit 5, 6, and 7.
- C. Drops Rd Wr Gate which will transfer control of Device Bus Out from the read write controls to Bus Out bits 0-7.
- D. Permits Selected Tag Gate to control Device Tag Gate.

These controls would ordinarily be used to advance the head address on a Multi Track or Record Overflow operation by use of Set HAR tag '8B'.

See OPER 101 and 105 for description of tags and CTL-I 353 for logic diagram.



BQ0343	2747432	440200	440203	440204	440218	440224	
Seq. 2 of 2	Part No. ()	25 Jun 73	2 Nov 73	21 Dec 73	5 Aug 74	15 Dec 75	



Check Circuits

The Bus Out Parity Check monitors the bits on the Control Bus Out. While Tag Gate is active, an even number of bits perform the following actions:

- 1. Set Bus Out Parity Check latch.
- 2. Block Tag Valid.
- 3. Inhibit Normal End.
- 4. Set Bus Our Parity Check display latch.
- 5. Activate Error Alert and Controller Check.

During a selection sequence, a Bus Out Parity Check prevents selection of the Controller by blocking the Valid Tag Gate signal.

Indicator (Control Module CE Panel)

The Bus Our Parity Check lamp indicates until reset by the Execute Switch or Power On Reset. Microdiagnostic Routine A1 Test 3 tests the Bus Out Parity Check latch. The Bus Out Parity Check indicator should be on after running the test and remain on until reset.

Possible Intermittent Failures


ALL CONTROL MODULES FAIL

- 1. The storage control unit.
- 2. Cable or connector from storage control to the first control module.
- 3. A line held inoperable by a cable or connector short or ground anywhere on the interface.

SINGLE UNIT FAILS

- 1. Card, voltage, back panel wiring, etc. in the failing unit.
- 2. Cable or connector fault at the input to failing unit.

Note 1: When replacing A2G2, A2D2, or A2E2, check addressing jumpers. See INST 8.



BQ0353	2747433	440200	440202	440203	440209	440219		
Seq. 2 of 2	Part No.	25 Jun 73	7 Sept 73	2 Nov 73	25 Mar 74	26 Sept 74		



MISSING BUS OUT PARITY CHECK


The microprogram changes the value on Bus Out while Tag Gate is active and expects to see a Bus Out Parity Check as a result. The Bus Out and Tag Bus Parity indicators should be on after running routine A1, Test 3 until reset.

Possible Causes

A2G2
A2K2
A2F2


When replacing A2G2, check addressing jumpers. See INST 8.





Note: The Bus Out to Tag Bus relationship is not critical.

BUS OUT PARITY CHECK CTL-I 374



Check Circuits

The Tag Bus Parity Check monitors the bits on the Control Tag Bus. While Tag Gate is active an even number of bits perform the following actions:

- 1. Set Tag Bus Parity Check latch.
- 2. Block Tag Valid.
- 3. Inhibit Normal End.
- 4. Set Tag Bus Parity Check display latch.
- 5. Activate Error Alert and Controller Check.

During a selection sequence, a Tag Bus Parity Check prevents selection of the Controller by blocking the Valid Tag Gate signal.

Indicator (Control Module CE Panel)

The Tag Bus Parity Check lamp indicates until reset by the Execute Switch or Power On Reset. Microdiagnostic Routine A1 Test 3 tests the Tag Bus Parity Check latch. The Tag Bus Parity Check indicator should be on after running the test and remains on until reset.

Possible Intermittent Failures


ALL CONTROL MODULES FAIL

- 1. The storage control unit
- 2. Cable or connector from storage control to the first control module.
- 3. A line held inoperable by a cable or connector short or ground anywhere on the interface.

SINGLE UNIT FAILS


- 1. Card, voltage, back panel wiring, etc. in the failing unit.
- 2. Cable or connector fault at the input to failing unit.

Note 1: When replacing A2G2, A2D2, or A2E2 check addressing jumpers. See INST 8.






BQ0377	2747690	See EC	440223	440227					
Seq. 2 of 2	Part No. (1)	History	14 Mar 75	14 Sept 76					

CONTROL TAG BUS PARITY CHECK




TAG BUS PARITY CHECK






BQ0383	2747435	440200	440203	440204	440213	440227		
Seq. 2 of 2	Part No. (1)	25 Jun 73	2 Nov 73	21 Dec 73	13 May 74	14 Sept 76		

TAG BUS PARITY CHECK CTL-I 385



CONTROLLER BUS IN PARITY CHECK



3340

BQ0384	2747689	440203	440204	440209	440213			
Seq. 2 of 2	Part No. ()	2 Nov 73	21 Nov 73	25 Mar 74	13 May 74			

© Copyright IBM Corporation 1973, 1974

CONTROLLER BUS IN PARITY CHECK

For operations where the data or the control interface Bus In must contain good parity, the inputs to the Bus In drives are checked for proper parity. The parity bit on Bus In is generated to prevent error propagation.


An analysis of the sense bytes (Bytes 13 & 15) or the Error Code Dictionary descriptions indicate the type of operation in progress when the error occurred.

Card A2F2 must be the primary suspect since it contains the Parity Checker as well as the final assembler, which is the input to the Checker. It also contains the device Bus In receivers. The order of subsequent replacement depends upon the failing operation(s).


See CTL-I 107 for cable checking hints.

Note 1: When replacing A2G2, check addressing jumpers. See INST 8.

Note 2: Controller Check Byte equals: System Sense Byte 17 (SENSE 101) Routine B3 Message Display Byte 10 (FSI 65)




CONTROLLER BUS IN PARITY CHECK CTL-I 390



CONTROLLER BUS IN PARITY CHECK

CONTROLLER BUS IN PARITY CHECK

CTL-I 394





BQ0393	2747437	See EC	440224	440227					
Seq 1 of 2	Part No. (1)	History	15 Dec 75	14 Sept 76					

CONTROLLER BUS IN PARITY CHECK

CTL-I 394



See OPER 260 for Controller Errors that cause Error Alert.



Note 1: When replacing A2G2, check addressing jumpers. See INST 8.

CONTROLLER CHECK – MISSING ERROR ALERT

See OPER 260 for Controller Errors that cause Error Alert.




FSC	Check Condition	MAP	Scope Point
9108	Ctl. Bus In Parity check	CTL-I 390 Entry D	A2F2P11
9110	Device Bus In Parity check	DEV-I 180 Entry A	A2F2M05
9120	Check 1 of 8	3340:	
		DEV-I 110 Entry A	
		3344:	
9140	Bus Out Parity check	CTL-I 370 Entry D	A2G2J10
		CTL-I 380 Entry D	A2G2G10
		DATA 200 Entry C	A2S2S04
9202	ECC hardware check	DATA 220 Entry A	A2L2D09
9204	Monitor check	DATA 230 Entry B	A2S2G11
9208	Write Data check	DATA 240 Entry A	A2P2M05
9210	Counter check	DATA 250 Entry B	A2S2G08
9220	SERDES SR check	DATA 261 Entry B	A2S2J09
9240	No PLO input	DATA 270 Entry B	A2T2G03
9280	PLO error		

Note 1: When replacing A2G2, check addressing jumpers. See INST 8.

A false Error Alert is an indication of an Error Alert condition that is not further defined by Controller Error 1 or 2 sense information, or by bit 3 of machine status (Read/Write Check) from the device.

An undefined Error Alert is also used to indicate that Diagnostic Suppress Write Gate is active when not in Diagnostic Mode.




BQ0401	2747438	See EC	440224	440227					
Seq. 2 of 2	Part No. (1)	History	15 Dec 75	14 Sept 76					

CONTROLLER CHECK

ERROR ALERT



- Controller detected errors are combined to form Controller Check **A** which feeds the OR part of the Err Alert Condition block **B**.
- When machine status is active on bus in, Device Bus In Bit 3 indicates a drive detected Read/Write Error **C**.
- The above two conditions are combined to form Error Alert Cond **D** and Error Alert **E**. During diagnostic operations, Error Alert may be blocked by Suppress Error Alert **F**.

Note: For a summary of Error Alerts, see OPER 260.



BQ0403	2747439	440200	440202	440203	440204	440209	440227
Seq 1 of 2	Part No. (1)	25 Jun 73	7 Sept 73	2 Nov 73	21 Dec 73	25 Mar 74	14 Sept 76

CTL-I 410





SELECT ACTIVE CTL-I 413




END RESPONSE FAILURE

The End Response signal from storage control signifies to the controller that there is no further need for any of the several conditions or check latches and that these should be reset.

Failure to receive End Response is recognized if one or more of these latches fail to reset when End Response is issued.




3340	BQ0413 Seq. 2 of 2	2747540 Part No. ()	440200 25 Jun 73	440203 2 Nov 73	440209 25 Mar 74	440213 13 May 74	440224 15 Dec 75	
------	-----------------------	-------------------------	---------------------	--------------------	---------------------	---------------------	---------------------	--




A bit that is always active on Bus In will probably result in an inability to run microdiagnostics. This may be an indication of an intermittent problem.

When scoping, look for a plus NPL level on the interface driver outputs as an indication of the failing line(s).




BUS IN


BUS IN CTL-I 442



To ensure data integrity on Read operations, redundant controls are on the registers that assemble the Bus In bits. A malfunction in this area could cause the SERDES Data Register to be gated to Bus In during non-Read operations. This condition is recognized by observing that Sense Bytes 8 through 12 are 'FF'.



BQ0440	2747542	See	440213	440218	440223	440227		
Seq. 2 of 2	Part No. (1)	EC History	13 May 74	5 Aug 74	14 Mar 75	14 Sept 76		



BQ0445	2747794	440205	440209						
Seq. 1 of 1	Part No. ()	28 Jan 74	25 Mar 74						

BUS IN ASSEMBLER TEST **CTL-I 450**


Lost Orientation latch is on and is being gated to Bus In on bit 2. All other bits are normally off. The purpose is to establish that the correct path to Bus In exits.

```
graph TD
    Start([START 500]) --> Bit2{Bit 2 = 1  
In Byte 2}
    Bit2 -- No --> Scope1[Scope  
-Lost Orientation on  
A2G2P10 for a minus  
level. (MST) Refer to  
MICFL 81 and 82 for  
scope instructions and  
waveform pictures.]
    Bit2 -- Yes --> Scope2[Scope  
-Lost Orientation on  
A2K2U05 for a minus  
level. (MST) Refer to  
MICFL 81 and 82 for  
scope instructions and  
waveform pictures.]
    Scope1 --> MST1{(-) MST level}
    MST1 -- No --> Note1[The lost orientation  
should be minus.  
The reason for a failure  
will be determined in  
a later test. Continue  
microdiagnostics  
starting with routine A2.]
    MST1 -- Yes --> Scope3[Scope  
-Assm Bus In Bit 2  
A2K2S11 for a minus  
level. (MST) Refer to  
MICFL 81 and 82 for  
scope instructions and  
waveform pictures.]
    Scope3 --> MST2{(-) MST level}
    MST2 -- No --> ReplaceCards1[Replace Cards  
One at a time  
A2F2  
A2L2  
Test after each, If  
trouble remains,  
reinstall original card]
    MST2 -- Yes --> ReplaceCards2[Replace Cards  
One at a time  
A2K2  
A2L2  
A2P2  
Test after each. If  
trouble remains, reinstall  
original card.]
    ReplaceCards1 --> TC1{Trouble  
Corrected}
    ReplaceCards2 --> TC1
    TC1 -- Yes --> End1([Maintenance procedure  
complete])
    TC1 -- No --> Scope4[Scope  
Continue to scope to  
determine the trouble.  
Exit to START 500  
when problem is  
corrected.]
    Scope4 --> Start500([START 500])
    Scope2 --> MST3{(-) MST level}
    MST3 -- No --> Note2[The wrong register has  
been selected.]
    MST3 -- Yes --> Scope5[Scope  
Scope remaining inputs to  
the Check Register for  
selection decode of zero.  
Refer to MICFL 81 and  
82 for scope instructions  
and waveform pictures.]
    Note2 --> ReplaceCards3[Replace Cards  
One at a time:  
A2L2 A2P2  
A2F2  
A2K2  
Test after each. If trouble  
remains, reinstall original  
card.]
    Scope5 --> Inputs{Inputs equal  
bits received}
    Inputs -- Yes --> ReplaceCards3
    Inputs -- No --> Note3[The reason for the  
extra bits will be  
determined by a  
later test. Continue  
the microdiagnostics  
with routine A2.]
    Note3 --> TC2{Trouble  
corrected}
    ReplaceCards3 --> TC2
    TC2 -- Yes --> End2([Maintenance procedure  
complete])
    TC2 -- No --> StringSwitch{String switch feature  
installed}
    StringSwitch -- No --> BothFail{Both interfaces  
fail}
    StringSwitch -- Yes --> BothFail
    BothFail -- No --> ReplaceSwap[Replace or Swap  
In the failing interface  
A2H2 } Interface A  
A2D2 }  
A2J2 } Interface B  
A2J2 }  
1. Swap A2H2 with A2J2  
and A2D2 with A2E2.  
2. When replacing A2D2  
or A2E2, check  
addressing jumpers  
(see INST 8).]
    BothFail -- Yes --> ReplaceSwap
    ReplaceSwap --> TC3{Trouble  
corrected}
    TC3 -- Yes --> End2
    TC3 -- No --> Microdiag1[Microdiagnostic  
Run device checkout  
microdiagnostics. Start  
with A2. See MICRO 10  
for instructions.]
    Microdiag1 --> MICRO1[MICRO]
    MICRO1 --> Microdiag2[Microdiagnostic  
Load routine A1 using  
the 3340 CE panel.  
Refer to MICRO 10  
for detailed instructions.]
    Microdiag2 --> MicroLoads{Micro loads and  
executes properly}
    MicroLoads -- No --> End3([A])
    MicroLoads -- Yes --> SameError{Same error stop}
    SameError -- No --> AnyError{Any error stop}
    AnyError -- Yes --> ErrorAnalysis[Error Analysis  
Exit to the error code  
in the MICRO section.  
Perform action for first  
error encountered.]
    ErrorAnalysis --> MICRO2[MICRO]
    SameError -- Yes --> MicroLoads
    AnyError -- No --> End2
```

[illegible]

Sense Controller Error 1 (Tag '04', Bus Out '01') is issued. The Bus In value is expected to be '00'.

CTL-I 454




*SWFE

On successive operations, the two ECC Pattern bytes are sensed (Tag '04', Bus '8D' and Tag '04', Bus '40'). Since the ECC Shift Register, which supplies the pattern bytes, is normally reset to zeroes, zeroes are expected on Bus In for both bytes.

Possible Causes		
A2K2	*A2E2	*A2H2
A2L2	*A2J2	*A2M2
*A2D2	A2R2	


*SWFE



The Data Register is normally reset to all bits on ('FF'). Read Tag '0E' is issued. Approximately 2 microseconds after Tag Gate drops, Bus In is checked to see that the Data Register value ('FF') is present.


Possible Causes		
A2K2	*A2D2	*A2J2
A2L2	*A2E2	*A2H2
A2Q2		
A2G2 (Note 1)		


*SWFE



BQ0458	2747599	440202	440203	440209	440213	440224	440227	
Seq. 1 of 2	Part No. (1)	7 Sept 73	2 Nov 73	25 Mar 74	13 May 74	15 Dec 75	14 Sept 76	

Replace Cards	
A2L2 Controller	
3340 Drive:	
A1C2	
A1D2	
3344 Drive:	
A1K2(A1L2)	
A1H2(A1N2)	





- Notes:
- 1. Parity generated except for Op code '8F' with Bus Out bit 7 = 1.
 - 2. Bit significant controller address.
 - 3. Bits 0 - 2 contain the controller binary address. Bits 5 - 7 contain the inverted controller address. Bit 4 = 1 if a drive is selected (device type) Bit 3 = 0.
 - 4. Sel Bus Bit 4 = 1 if drive is selected and feeds Bus In bits (device type).
 - 5. See OPER 260 for summary of controller errors.

	Check End A	Ctrlr Err 1 B	Ctrlr Err 2 C	ECC Zero Detect D	ECC Corr Bits E	Serdes Data F	CE Data Sws. G	Assm Bus H	Dev Bus In I	Sel Bus K	Attn Sel L	Contr Bus In M	Contr Bus In N
Card Loc	A2K2	A2K2	A2K2	A2K2	A2K2	A2K2	A2K2	A2K2	A2F2	A2F2	A2G2	A2F2	A2F2
Bit 0	S03	U02	S02	—	D03(+)	P07	G10	M07	see logic	B02	U03	P05	D06
Bit 1	U04	S04	U03	—	G09(+)	P09	J10	M09	B07	D04	U04	M10	B03
Bit 2	U05	P12(+)	S05	—	J12(+)	S10	U10	S11	G03	B04	U06	M08	D10
Bit 3	U09	S08	S07	—	U11(+)	U12	S12	S13	B09	B05	U07	S07	D09
Bit 4	G03	M08	P05	—	G02(+)	P02	G13	M02	G12	D11	S08	P06	J02
Bit 5	P03	—	P06	—	J05(+)	P04	J13	M04	J04	B12	U10	U03	J07
Bit 6	B03/See logic	—	U06	—	B04(+)	M10	P10	M11	G05	J06	U11	P09	J11
Bit 7	G04/	—	S09	S09	J04(+)	P13	P11	M13	G13	G08	S12	U06	J03
Bit P	Gen	Gen	Gen	Gen	G12(+)	J07	J11	G09	J13	G04	S04(S Bit)	U04	J12

TAG BUS	BUS OUT	BI SEL		ASSM SEL		CTRL ERR		SEL BUS GATE		BUS IN EQUAL:
		X	Y	X	Y	1	2	1	2	
—	—	0	0	0	0	0	0	X	X	Check End
04	02	0	0	0	0	0	1	X	X	Controller Err 2
04	01	0	0	0	0	1	0	X	X	Controller Err 1
08	—	0	0	0	0	1	1	X	X	ECC Zero Det.
04	80	0	0	0	1	X	X	X	X	ECC Lo Byte
04	40	0	0	0	1	X	X	X	X	ECC Hi Byte
0E	—	0	0	1	0	X	X	X	X	SERDES Data Byte
0A	40	0	0	1	1	X	X	X	X	CE Data Switches
84 & 89 to 8F	—	0	1	X	X	X	X	X	X	Device Bus In
82	—	1	0	X	X	X	X	0	0	Device Attn Bit
02	—	1	0	X	X	X	X	0	1	Controller BSCA
03 to 83	—	1	0	X	X	X	X	1	0	Controller CA CA
04	10	1	0	X	X	X	X	1	1	Attn Sel Bits
0A	80	1	1	X	X	X	X	X	X	Device Type

DATA MAPs ----- DATA 90-275

Provide maintenance procedures for
analyzing controller-related R/W
data problems.

Read/Write Control ----- OPER 210-218

Description of Set R/W and Reset
R/W with circuit and timing diagrams.

Write Operation Description ----- OPER 225-227


High-level description of a Write
operation with data flow and timing
diagrams.

Read Operation Description ----- OPER 230-232

High-level description of a Read
operation with data flow and timing
diagrams.

BT0090	2747544	See EC	440223	440224				
Seq. 1 of 2	Part No. ()	History	14 Mar 75	15 Dec 75				


This stop indicates that a Check End has been received prior to Data Transfer on a Read G1 operation, involving Head Switching. The Check End condition would be a command overrun.




EARLY CHECK END

EARLY CHECK END

DATA 91



G1 UNORIENTED





BT0100	2747545	440200	440202	440203	440204	440209		
Seq. 1 of 2	Part No. ()	25 Jun 73	7 Sept 73	2 Nov 73	21 Dec 73	25 Mar 74		

RECYCLE LINE

The Recycle line, in conjunction with the counter in Modulo 16 mode, determines when the interface operations are terminated. The Recycle line is raised by storage control to signal that more than 16 byte-times of interface operation is required. The Recycle line is dropped when less than 8 byte-times remain. If less than 16 byte times are required, Recycle is not raised.



The counter equal to 15 and Recycle line down set the End Data latch. End Data latch in turn starts an ending sequence in the controller. A premature or delayed ending may indicate Recycle line failure.



RECYCLE LINE DATA 103



Note: Cable lengths exceeding specifications can cause this problem.




TIMEOUT WAITING FOR RESPONSE FROM CONTROLLER

This indication is caused by a time-out condition in the Storage Control to indicate that the Controller has not responded in a specified period of time. This condition is most commonly caused by a failure to recognize Index or Active Track which is required to establish orientation on a Read or Write Operation.

Since routine A5 (the Index and Sector Test) should already have been run. Suspect an intermittent Index or Active Track problem. If routine A5 has not been run, do so at this time.

TIME OUT WAITING FOR RESPONSE FROM CONTROLLER

DATA 113



3340


BT0115	2747547	440200	440202	440203	440209	440224		
Seq. 1 of 2	Part No. ()	25 Jun 73	7 Sept 73	2 Nov 73	25 Mar 74	15 Dec 75		

© Copyright IBM Corporation 1973, 1974, 1975

TIME OUT WAITING FOR RESPONSE FROM CONTROLLER

DATA 113


3340



SYNC OUT TIMING ERROR **DATA 116**



Routine AD uses the Suppress Write Gate diagnostic command. To verify the operation of the command, it is necessary to ensure that I Write Sense response is received from drive when Write Gate is raised without Suppress Write Gate being set.



BT0118	2747691	440203	440204	440209	440213	440224	440227
Seq. 2 of 2	Part No. (1)	2 Nov 73	21 Dec 73	25 Mar 74	13 May 74	15 Dec 75	14 Sept 76


I WRITE SENSE AND SUPPRESS WRITE

I WRITE SENSE

After the Read Write latch is set (but prior to raising Write Gate) a test is made to see if I Write Sense is On. If it is, an Error Stop results.

DIAGNOSTIC SUPPRESS WRITE FAILURE


After setting Suppress Write, the Write Gate is raised. I Write Sense should not be returned by the drive. If it is, it is an indication that the Write Gate was not suppressed.



BT0121	2747268	440200	440202	440203	440209	440224	440227	
Seq. 1 of 2	Part No. (M)	25 Jun 73	7 Sept 73	2 Nov 73	25 Mar 74	15 Dec 75	14 Sept 76	

ROUTINE AF TEST 8 CHECKS


- Padding takes place on format operations by checking that I Write Sense is still on after data and ECC are complete (AF84).
- Padding ceases with Reset Read/Write Command (AF85).
- These are tests of the format latch operation.



BT0121	2747268	440200	440202	440203	440209	440224	440227	
Seq. 2 of 2	Part No. (M)	25 Jun 73	7 Sept 73	2 Nov 73	25 Mar 74	15 Dec 75	14 Sept 76	

WRITE FAIL




If I Write Sense (Device Bus In bits) is not received by the controller within approximately nine microseconds after the rise of Write Gate, the Write Fail latch is set. The Monitor Check also sets as a result of an I Write Sense failure.





3340	BT0124	2747692	440203	440204	440205	440209	440223	440224	440227
	Seq. 1 of 2	Part No. (1)	2 Nov 73	21 Dec 73	28 Jan 74	25 Mar 74	14 Mar 75	15 Dec 75	14 Sept 76

WRITE FAIL

WRITE FAIL DATA 126




3340



Line Name	ALD	Test Point	
–Write Transitions A	KL090	A1H2 PO4	A
–Write Current Sense A	KL120	A1H2 PO5	B
–Write Transitions B	KL090	A1H2 MO4	C
–Write Current Sense B	KL120	A1H2 PO6	D
+Write Sense Status	KL020	A1H2 UO7	E
–Current Source Blkd A	EN155	R/W Matrix A B12	F
–Write Gate A	EN155	R/W Matrix A D11	G
–Current Source Blkd B	EN156	R/W Matrix B B12	H
–Write Gate B	EN156	R/W Matrix B D11	J
+NPL Inbus Bit 5	KK020	A1D2 PO9	K

3344



Line Name	ALD	Test Point	
Not –Mars Unsafe	KH210 (KN210)	A1H2(A1N2)M08	L
–Write Gate Control	KH110 (KN110)	A1H2(A1N2)G12	M
+Selected	KH100 (KN100)	A1H2(A1N2)MO5	N
+Set Read * Write	KH140 (KN140)	A1H2(A1N2)S13	P
+NPL Inbus Bit 5	KH200 (KN200)	A1H2(A1N2)DO2	Q

NO AM FOUND


No AM Found is an indication that during an Address Mark Search operation, Index Mark was encountered before an Address Mark. This is not an error or check condition but normal operation, in most cases, since AM Search is used to establish orientation. When Index is encountered, it is used to establish orientation. Degraded throughput would be one reason to suspect AM Search problems, since the only orientation point would be Index. This causes additional rotational latency.



Routine AF tests Address Mark creation, AM Search, and No AM Found circuits.

No AM Found causes a Check End and is defined by Bus In bit 4. Bit 4 is also used as a redundant ECC Data Check bit. Following all Read operations, except RD G3 AM Search, bit 3 and/or bit 4 identifies an ECC Data Check. In this case, bit 4 on alone is an ECC Hardware Check and an Equipment Check is posted.

Following a Read G3 AM Search, further analysis is performed by the microprogram to determine the significance of bit 4. If no data has been transferred, bit 4 means No AM Found. If data has been transferred, bit 4 means an ECC Data Check. In the latter case bit 4 on without bit 3 is an ECC Hardware Check and an Equipment Check is posted.

See OPER 230 for description of Read operations.








BT0130	2747548	See EC	440218	440224	440227			
Seq. 2 of 2	Part No.(1)	History	5 Aug 74	15 Dec 75	14 Sept 76			

NO AM FOUND

NO AM FOUND DATA 134



NO SYNC BYTE FOUND

The sync byte ('19'), identifies the start of every field written on the disk. No Sync Found is an indication that a sync byte was not found at the proper place on the disk. This would be a normal condition if the field did not exist. It is an error if the field exists but the Sync Byte cannot be determined.

The No Sync Found latch causes a Check Condition which sets the End Data Op latch. End Data Op combined with Check Condition causes a Check End to be sent to storage control.

See OPER 43 for Sync Byte Found descriptions.

Bus In bit 5 on during Check End indicates no sync byte is found. The No Sync Found latch and the End Data Op latch are reset by the End Response signal from storage control. The Data Present latch monitors the data area near the sync byte. If data is found but a sync byte cannot be decoded, the Data Present latch is set and indicated by Bus In bit 6 during Check End. Storage control analyzes No Sync Found and Data Present to determine the status of the field involved. A No Sync Found in a data field causes a Data Check (Format 4, Message 7) regardless of the condition of the Data Present latch. A No Sync Found in the key field causes a Data Check (Format 4, Message 6) regardless of the condition of the Data Present latch.



Examples:



Records on Track	Operation	No Sync Found	Data Present	Results
5	SCHIDEQ R5 TIC RD CKD	OFF ON	OFF OFF	Record does not exist. R0 is read.
6	SCHIDEQ R5 TIC RD CKD	OFF ON	OFF ON	Record 6 cannot be processed. Data Check with Count field. No Sync Byte Found (Format 4, Message 5 is indicated).
6	SCHIDEQ R6 TIC etc.	ON —	ON —	Search terminated. Data Check with Count Field No Sync Byte (Format 4, Message 5 is indicated).
5	SCHIDEQ R6 TIC etc.	ON —	OFF —	Search continues until two active Track Indexes and a No Record Found is posted.

Read Operation With No Sync Found

Line Name	ALD	Pin or Net No.	
—Read	BH100	AP6	
—Read * Not Clock Gated	BH120	A1Q2D06	
—Reset Gap Counter	GH140	AG2	
—Pre-R/W Mode	BG140	AP6	
+ VFO to Data	BG140	A2P2J13	
—Locked to Data	BC140	AC6	
+ VFO Fast Sync Latch	BC140	AP2	
+ Special VFO Reset	BC130	A2S2M11	
+ Data Good	BC110	A2S2G02	Sync Byte Not Found
—Read Mode Control	BG150	A2P2S04	
—Sync In	BC170	A2S2U10	
+ Run Modulo	BG100	AR6	
—CT 21	BG130	AF6	
—No Sync Found	BG140	A2P2M12	
+ Chk Cond	BH150	A2Q2B12	
—End Data Op	BG170	A2P2S05	
—Check End	BE140	AE6	
+ End Response NPL	BF160	A2G2S03	

NO SYNC BYTE FOUND DATA 135







BT0140	2747601	440202	440203	440204	440209	440218		
Seq 2 of 2	Part Number	7 Sept 73	2 Nov 73	21 Dec 73	25 Mar 74	5 Aug 74		

NO SYNC FOUND


NO SYNC FOUND DATA 138



See OPER 260 for Drive Errors that cause Error Alert.





BT0143	2747549	440200	440202	440203	440213	440224		
Sep. 2 of 2	Part No. ()	25 June 73	7 Sept 73	2 Nov 73	13 May 74	15 Dec 75		





Track overrun is an indication of an attempt to write data past index. This is not necessarily an error; it may even be a programming choice to create this condition. Track overrun causes a check end.


Microdiagnostic AF creates the conditions necessary to force a track overrun and then checks to ensure that it occurred.



BT0150	2747550	440200	440202	440203	440209	440213	
Seq. 2 of 2	Part No. ()	25 Jun 73	7 Sept 73	2 Nov 73	25 Mar 74	13 May 74	










During selection or chained reselection, the storage control interlocks the channel sequence with the control interface sequence. After receiving Command Out, the storage control decodes the command and:

- 1. Sends an operation code to the controller over the control interface.
- 2. Sends Status In to the channel.
- 3. Holds Tag Gate active on the control interface until the channel responds with service out.

If a chained reselection is in process and the disk is oriented, Tag Gate must drop before a specified time to avoid an overrun condition. If it does not drop in time, the Status Overrun latch is set to indicate that the channel did not respond to Status In in time.






3340

BT0165	2747602	440202	440203	440209	440224			
Seq. 2 of 2	Part No. ()	7 Sept 73	2 Nov 73	25 Mar 74	15 Dec 75			


Copyright IBM Corporation 1973, 1974, 1975




DEFECT SKIPPING REORIENTATION CHECK

This message is generated by the storage control if Check End is received from the controller during a Reorient operation. The Sync Out timing error is the most likely cause of this failure due to the large number of bytes that must be counted to reorient.

The Format Reorient operation is described on OPER 103.





Bus In should always be zero when Normal End is active. Routine AE test 02 tests for zero.

Lost Orientation is an indication that the controller is no longer synchronized with the disk. It should only be presented at Tag Valid time.

Status Overrun is normally used to signal the Storage Control that a Command Overrun should be presented to the channel. During a chained reselection sequence, when the Storage Control receives Command Out, the command is decoded and an operation code is sent to the controller. The Storage Control responds to Command Out with Status In and expects to receive Service Out from the channel. While waiting for Service Out, the Storage Control holds up Tag Gate. If Tag Gate is up too long, it is an indication that the channel is late with Service Out.


No Sync Found and Data Present is used by the microprogram to determine the reason for the No Sync Byte Found indication.

Active Track and Valid Tag Gate indicates Active Track at Tag Gate time.


Note 1: When replacing A2G2, check addressing jumpers. See INST 8.

ECC REGISTER FAILURE


This test writes a two byte record of zeros. The ECC bytes which follow equal six bytes of 'FF'. The record is then read back as an 8-byte record and the Data Check is ignored. The data read is compared with the expected value. A noncompare indicates a failure to write the ECC bytes properly.



BT0190	2747553	440200	440202	440203				
Seq. 1 of 2	Part No. ()	25 Jun 73	7 Sept 73	2 Nov 73				




ECC REGISTER FAILURE DATA 194





1. An odd number of ECC SR bits at B time.
2. Missing C pulse to the Shift Register as indicated by the lack of +Time B Response.
3. Missing B pulse to the Shift Register as indicated by the lack of +Time B Response.
4. +Time A Reset active all the time.
5. Failure to activate Run ECC.
6. Transfer ECC On Without Run ECC, activates Controller Check and Error Alert.






BT0200	2747555	440200	440202	420203	440209	440224		
Seq 1 of 2	Part No.	25 Jun 73	7 Sept 73	11 Nov 73	25 Mar 74	15 Dec 75		





ECC HARDWARE CHECK



ECC Zeros Compare results if:


- A. All positions of the ECC Shift Register are off or a logical zero, except during an ECC Correct Operation.
- B. The first byte boundary after the ECC Shift Register positions 3 to 47 were all off or a logical zero, during an ECC Correct Operation.

In the case of B above, the correction pattern is in ECC Shift Register positions 0 to 15. The pattern can be gated to the storage control by Gate ECC Low Byte for bits 0 to 7 and Gate ECC Hi Byte for bits 8 to 15. It would be an error for both the Hi and Lo bytes to be zero at the end of an ECC Correct Op for a correctable Data Check since zeros exclusive ORed with any value do not change that value.



BT0204	2747556	440200	440202	440203	440204	440209	440224
Seq. 2 of 2	Part No. ()	25 Jun 73	7 Sept 73	2 Nov 73	21 Dec 73	25 Mar 74	15 Dec 75

ECC ZEROS COMPARE





The ECC control allows the serial data bits read from the disk to be shifted through the ECC Shift Register until the end of the data field.

After the end of data is reached, the six ECC bytes are shifted through the ECC Shift Register. If there are no data errors, the ECC Shift Register is zero and ECC Zeros Compare is active.


The absence of ECC Zeros Compare at the end of a Read operation sets the ECC Data Check latch causing Check End to be generated.



When Check End is indicated, Bus In bit 3 indicates ECC Data Check.

See OPER 242 for description of Error Correction.






ECC DATA CHECK DATA 208






BT0208	2747558	440200	440202	440203	440204	440209		
Seq.2 of 2	Part No.()	25 Jun 73	7 Sept 73	2 Nov 73	21 Dec 73	25 Mar 74		








When the controller is performing an ECC Correct operation (Tag '08'), and Index Alert indicates that a correctable pattern has been found. When Index Alert is received by the microprogram, a check is made to ensure that Zero Detected is on. If Zero Detected is not on, an error is indicated.

If Zeros Detected is present, the ECC pattern bytes are sensed (Tag '04'). If both bytes are 0, an error is indicated.

If No AM Found bit is on with a Check End following a data transfer, the ECC Data Check bit must be on also. No AM Found (bit 4) is used as a redundancy check.



Either of these errors is indicated as microprogram detected error 05 (Byte 18, Hex 05) or Symptom Code 9005.



See OPER 242 for a description of ECC Correct operation.




MONITOR CHECK CHECKER

Read and Write Tags are issued in routine A1 test 4 without first issuing a Set Read/Write OP. This unusual sequence should result in the Monitor Check latch being set. The latch is then checked to ensure that it is set.








The 3340 does not record parity bits on the disk surface. The Error Correction Code ensures that recorded data is read properly. The Write Data Check ensures that the data was recorded properly. This is accomplished as follows:



- The parity bit received in the controller from storage control is saved, while the remainder of bits is sent serially to the disk and into the SERDES Shift Register.
- After the byte is completely serialized, the generated parity of the Shift Register is compared with the parity bit saved in step one.

A comparison failure sets the Write Data Check latch.



WRITE DATA CHECK DATA 233






BT0233	2747562	440200	440202	440203	440204	440213		
Seq. 2 of 2	Part No.()	25 Jun 73	7 Sept 73	2 Nov 73	21 Dec 73	13 May 74		



This page intentionally left blank

BT0237	2747697	440203	440209	440218	440223	440224		
Seq 1 of 2	Part No	2 Nov 73	25 Mar 74	5 Aug 74	14 Mar 75	15 Dec 75		

See OPER 46 for description of Gap Counter.



Note: When replacing A2G2, check addressing jumpers. See INST 8.



3340	BT0237 Seq. 2 of 2	2747697 Part No. ()	440203 11 Nov 73	440209 25 Mar 74	440218 5 Aug 74	440223 14 Mar 75	440224 15 Dec 75		
------	-----------------------	-------------------------	---------------------	---------------------	--------------------	---------------------	---------------------	--	--

GAP COUNTER TOLERANCE


The Gap Counter test measures the duration of the various gaps. If the duration (time) is within 3 percent of normal, the Gap Counter is assumed to be operating properly.

Out of tolerance indications should point to troubles in:


- Gap Counter or output decode.
- Bit Ring that provides the drive.
- A2P2 card that controls the write operation.

It is imperative that Sync In and other basic circuits are operative prior to running this test.





See OPER 46 for description of Gap Counter.



A2P2
BGxxx



GAP COUNTER




BT0244	2747565	440200	440202	440203	440204	440213	440214
Seq. 1 of 1	Part No.()	25 Jun 73	7 Sept 73	2 Nov 73	21 Dec 73	13 May 74	17 Jun 74



SHIFT REGISTER ERROR

SHIFT REGISTER ERROR

Set by any Shift Register position or SERDES Parity Latch failure. Activates Controller Check and Error Alert.

Assume that a hex '19' (0001 1001) followed by hex 0s is read. The data enters Shift Register (SR) position 0 and shifts one position each bit time. The input is also exclusive ORed with the output of SERDES SR 7 to operate the SERDES Parity latch. The SERDES Parity latch flips each time another bit enters the Shift Register unless one shifts out the end as indicated by the SERDES SR 7 line. The SERDES Shift Register outputs are fed to a parity generator to produce the line SERDES SR P. SERDES SR P and the SERDES Parity latch are compared every bit time. The failure of any Shift Register position or SERDES Parity latch turns on the SERDES SR Check latch during the cycle in which the failure occurred. SERDES Shift Register operation is dependent on the proper functioning of the bit ring. See OPER 41, 226 and 231 for bit ring theory.





SERDES SHIFT REGISTER DATA 254



SERDES SHIFT REGISTER

A-A2S2
BCxxx




SERDES SHIFT REGISTER

DATA 255

NO PLO INPUT

The missing servo pulse detection circuit monitors the Servo In pulses from the Data Module. Three or more successive missing pulses set the No PLO Input latch. No PLO Input activates Error Alert and Controller Check.




PLO

Servo pulses from the data module are used to control seeking, track following, write, and clocking functions. The Servo pulses are recorded at prescribed intervals and are used to regulate the frequency of the Phase Lock Oscillator (PLO) to the speed of the disk.

Missing servo pulses would result in a change of frequency of the oscillator. Therefore, a circuit has been incorporated to detect missing servo pulses at critical times.


The output of the oscillator (PLO 1F pulses) operates a binary counter (2, 4, 8, 16). Each Count 16 attempts to set or step the three position Missing Servo Pulse Detector triggers. A servo pulse resets the triggers. A missing servo pulse allows the triggers to step. Three successive missing servo pulses causes the No PLO Input Check latch to be set.

Figure 1




Note 1: If the last module in the string is a 3340, terminate PLO with jumpers as shown in Figure 1.

If the last module in the string is a 3344, use terminator card in card location 01A-A1B3 and remove any PLO terminator jumpers on previous modules.



3340	BT0260	2747568	440200	440202	440203	440209	440224	440227	
	Seq. 2 of 2	Part No. (1)	25 Jun 73	7 Sept 73	2 Nov 73	25 Mar 74	15 Dec 75	14 Sept 76	

NO PLO INPUT **DATA 262**



3340


BT0263	2747569	440200	440203	440204	440209				
Seq. 2 of 2	Part No. ()	25 Jun 73	11 Nov 73	21 Dec 73	25 Mar 74				

© Copyright IBM Corporation 1973, 1974


NO PLO INPUT

DATA 263

3340




3344





© Copyright IBM Corporation 1973, 1974, 1976



The accompanying photo shows the relationship between the '1 sixteenth F' pulses and the PLO pulses. If the PLO pulse should shift into the minus '1 sixteenth F' pulse area for three consecutive pulses the PLO Check Latch would be set.

Sync: Internal on -PLO TP
A2T2G07



Time: 0.5 μ s/div

Vertical: 0.1 volt/div X10 probes

Loop Routine AD Test 1

-1 Sixteenth F
A2T2J02

- PLO TP
A2T2G07



Normal signal =

Error conditions =

BT0274	2747571	440200	440202	440203	440209	440227		
Seq. 2 of 2	Part No. (M)	25 Jun 73	7 Sept 73	2 Nov 73	25 Mar 74	14 Sept 76		