



Maintenance Library

PANEL DEV-I ACC R/W	HDA RPI PWR LOC INST	INDEX MLX LGND START FSI MSG SENSE OPER	MICRO	MICFL
VOL. R05	VOL. R06	VOL. R07	VOL. R08	VOL. R09

Every Satellite Module on the 3340 subsystem (including the 3344) has its own Volumes R05 and R06.

The 3344 MLM also includes Volumes R07, R08, and R09. See the START section in Volume R07 for details.



Disk Storage
Maintenance Information

MAINTENANCE LIBRARY MANUAL
ORDERING PROCEDURE (IBM Internal)

Individual pages of the 3344 Maintenance Library Manual can be ordered from the San Jose plant by using the Wiring Diagram/Logic Page Request (Order No. 120-1679). In the columns headed "Logic Page" enter the page identifier information: sequence number, sheet number, part number, and EC number. Groups of pages can be ordered by including a description (section, volume, etc.) and the machine serial number.

This manual was prepared by the IBM General Products Division, Technical Publishing, Department G26, San Jose, California 95193.

© Copyright International Business Machines Corporation 1976

3344

MA0000
Seq. 2 of 2

2359024
Part No.

441235
28 May 76

CE SAFETY PRACTICES

All Customer Engineers are expected to take every safety precaution possible and observe the following safety practices while maintaining IBM equipment.

1. You should not work alone under hazardous conditions or around equipment with dangerous voltage. Always advise your manager if you MUST work alone.
2. Remove all power, ac and dc, when removing or assembling major components, working in immediate areas of power supplies, performing mechanical inspection of power supplies, or installing changes in machine circuitry.
3. After turning off wall box power switch, lock it in the Off position or tag it with a "Do Not Operate" tag, Form 229-1266. Pull power supply cord whenever possible.
4. When it is absolutely necessary to work on equipment having exposed operating mechanical parts or exposed live electrical circuitry anywhere in the machine, observe the following precautions:
 - a. Another person familiar with power off controls must be in immediate vicinity.
 - b. Do not wear rings, wrist watches, chains, bracelets, or metal cuff links.
 - c. Use only insulated pliers and screwdrivers.
 - d. Keep one hand in pocket.
 - e. When using test instruments, be certain that controls are set correctly and that insulated probes of proper capacity are used.
 - f. Avoid contacting ground potential (metal floor strips, machine frames, etc.). Use suitable rubber mats, purchased locally if necessary.
5. Wear safety glasses when:
 - a. Using a hammer to drive pins, riveting, staking, etc.
 - b. Power or hand drilling, reaming, grinding, etc.
 - c. Using spring hooks, attaching springs.
 - d. Soldering, wire cutting, removing steel bands.
 - e. Cleaning parts with solvents, sprays, cleaners, chemicals, etc.
 - f. Performing any other work that may be hazardous to your eyes. **REMEMBER — THEY ARE YOUR EYES.**
6. Follow special safety instructions when performing specialized tasks, such as handling cathode ray tubes and extremely high voltages. These instructions are outlined in CEMs and the safety portion of the maintenance manuals.
7. Do not use solvents, chemicals, greases, or oils that have not been approved by IBM.
8. Avoid using tools or test equipment that have not been approved by IBM.
9. Replace worn or broken tools and test equipment.
10. Lift by standing or pushing up with stronger leg muscles — this takes strain off back muscles. Do not lift any equipment or parts weighing over 60 pounds.
11. After maintenance, restore all safety devices, such as guards, shields, signs, and grounding wires.
12. Each Customer Engineer is responsible to be certain that no action on his part renders products unsafe or exposes customer personnel to hazards.
13. Place removed machine covers in a safe out-of-the-way place where no one can trip over them.
14. Ensure that all machine covers are in place before returning machine to customer.
15. Always place CE tool kit away from walk areas where no one can trip over it, for example, under desk or table.

16. Avoid touching moving mechanical parts when lubricating, checking for play, etc.
17. When using stroboscope, do not touch **ANYTHING** — it may be moving.
18. Avoid wearing loose clothing that may be caught in machinery. Shirt sleeves must be left buttoned or rolled above the elbow.
19. Ties must be tucked in shirt or have a tie clasp (preferably nonconductive) approximately 3 inches from end. Tie chains are not recommended.
20. Before starting equipment, make certain fellow CEs and customer personnel are not in a hazardous position.
21. Maintain good housekeeping in area of machine while performing and after completing maintenance.

**Knowing safety rules is not enough.
An unsafe act will inevitably lead to an accident.
Use good judgment - eliminate unsafe acts.**

ARTIFICIAL RESPIRATION

General Considerations

1. Start Immediately — Seconds Count
Do not move victim unless absolutely necessary to remove from danger. Do not wait or look for help or stop to loosen clothing, warm the victim, or apply stimulants.
2. Check Mouth for Obstructions
Remove foreign objects.
3. After victim is breathing by himself or when help is available:
 - a. Loosen clothing.
 - b. Place victim on his side.
 - c. Keep victim warm.
4. Remain in Position
After victim revives, be ready to resume respiration if necessary.
5. Call a Doctor
Have someone summon medical aid.
6. Don't Give Up
Continue without interruption until victim is breathing without help or is certainly dead.

Rescue Breathing for Adults

1. Place victim on back; lift neck and tilt head way back. (Quickly remove any noticeable food or objects from mouth.)
2. Pinch nose closed; make airtight seal around victim's mouth with your mouth; and forcefully breathe into victim until chest rises (expands).



3. Continue breathing for the victim 12 times per minute **WITHOUT STOPPING.**
4. If chest does not rise (expand), roll victim onto side and pound firmly between shoulder blades to remove blocking material. Also, try lifting jaw higher with your fingers. Resume rescue breathing.

MICRODIAGNOSTIC OVERVIEW

Philosophy	MICFL 2
Flowchart Legend	MICFL 3
General Subroutines	MICFL 5

MICRODIAGNOSTIC ROUTINE DESCRIPTIONS
AND FLOWCHARTS

Routine A0	MICFL 10
Routine A1	MICFL 20
Routine A2	MICFL 50
Routine A5	MICFL 130
Routine A7	MICFL 180
Routine A9	MICFL 200
Routine AA	MICFL 210
Routine AB	MICFL 220
Routine AD	MICFL 240
Routine AE	MICFL 290
Routine AF	MICFL 320
Routine B0	MICFL 380
Routine B1	MICFL 380
Routine B2	MICFL 380
Routine B3	MICFL 500
Routine B4	MICFL 510
Routine B6	MICFL 520
Routine B8	MICFL 630
Routine B9	MICFL 680
Routine BA	MICFL 710
Routine BD	MICFL 810
Routine HC	MICFL 860

MC0001	2359491	441235	441237			
Seq. 1 of 2	Part No.	28 May 76	1 Mar 77			

PHILOSOPHY

Purpose of Microdiagnostics

The microdiagnostic package is designed to aid the CE in maintaining the IBM 3344 Direct Access Storage Device. This package can be used in the following ways:

- FRU List

The number of possible field replaceable units (FRUs) can be greatly reduced by a microdiagnostic that re-creates the failing condition.

- Degraded Performance

The microdiagnostic package resolves failures in hardware that create a degraded product performance; for example, excessive seek errors in a particular drive.

- Adjustments

Adjustments in the servo area can be verified with microdiagnostics. The velocity gain can be adjusted entirely with a microdiagnostic, eliminating the need for a scope.

- Verification of Repair Action

The microdiagnostic package can be used to check the 3344 after repair. This ensures a correct repair before returning the machine to the customer.

Building Block Concept

The Building Block concept tests the hardware in a logical, orderly, progressive sequence starting with the controller interface and working progressively toward the most complex areas of the machine. This type of testing first proves that a complete path from the attachment through the device is operative before attempting to test the more complex functions of the machine. This achieves a high degree of confidence in the information received in further testing of a variety of increasingly complex operations.

DEPENDENCIES

Hardcore

The hardcore of any system or subsystem is defined as the minimum amount of hardware that must be operative to execute a diagnostic and analyze the results of execution with a high degree of confidence. Because of the many attachment configurations possible with the 3344, the assumption that the hardware on the attachment side of the interface is operative must be

made. This hardware, a part of the hardcore, is tested by diagnostics designed for the particular attachment; for example, the 3830-2 and the Integrated Storage Control (ISC) or Integrated File Adapter (IFA) or Direct Disk Attachment (DDA). The 3340 Control Interface consists of:

- Controller Interface Line Drivers and Receivers.
- Tag Bus and Bus Out.
- Select Hold and Tag Gate.
- Unselected Alert Line (CE Alert).
- Execute Switch and Associated Latch.
- CE Panel Switches, Registers, and Lamps.

If any of the above 3344 hardware is inoperative, it can be diagnosed from the attachment side of the interface by the Control Interface Bringup program and its associated MAPS. To further diagnose the CE Panel hardware, use routine A0, the CE Panel test.

IMPLEMENTATION

Microdiagnostic Error Detection Methods

Whenever a microdiagnostic uses an error detection circuit within the building block scheme, the circuit is first checked for correct operation. Before using the circuit to test other circuits, an error condition is forced on, and verified. The error is then reset and the reset condition verified before continuing the test. The microdiagnostic package detects errors in the following ways:


- An operation is performed and the data received is compared to the expected or normal data. If the received and expected data do not compare, an error is indicated.
- An event or series of events is timed with a microprogram controlled timer. The actual measured time is compared to an engineering specification. If the measured time is not within the limits of the engineering specification, an error is indicated.
- An operation is performed and the resultant state of an error check is tested to verify correct or incorrect operation.

3344 Linked Series Microdiagnostics

The 3344 Building Block concept consists of nine routines linked together to appear as a single routine. This is known as Linked Series.


LOOP OPTIONS

Without Linked Series



Note: Loop Routine Option 06 inhibits linking and continues to loop the selected routine until stopped by an error or by the run control option '00'.


With Link Series



Note: Loop Routine Option 02 starts with routine A1 and links to A2, A2 to B8, etc., until AE is completed. Routine AE then links back to A1 and the process continues until stopped by detection of an error or run Control Option '00'.


3344	MC0001	2359491	441235	441237			
	Seq. 2 of 2	Part No.	28 May 76	1 Mar 77			

GENERAL ROUTINES




MLM0006 441235
MICFL 03 L


E01
JFL-3/8/76



MLM0006 441235
MICFL 03 R

E02
JFL-3/8/76





MLM0006 441235
MICFL 7 L
E05
JPL-3/8/76

DESCRIPTION


The purpose of routine A0 is to test the CE Panel hardware. The hardware to be tested consists of the Data Entry switches, the Program Control and Data display lamps, and their associated registers. Prompting is used in this test by displaying the received and next-expected switch values simultaneously. This is done by displaying the switch value just read in the Data display lamps, and by incrementing this value by 1 and displaying the next-expected value in the Program Control lamps. The prompting continues throughout the test until each position of both Data Entry switches has been tested.

The program ends execution when the Data Entry switches complete the entire sequence. This occurs when the switches are set from '0F' to '00'. The program can be restarted at any time by using the '00' run control option.

OPERATING PROCEDURE

- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 20 for parameter entry.

MC0010 Seq. 1 of 2	2359494 Part No.	441235 28 May 76				
-----------------------	---------------------	---------------------	--	--	--	--



DESCRIPTION

Test 01. Controller Preselection

Test 01 verifies that there are no active lines between the 3340 controller and storage control or IFA prior to controller selection.

Test 02. Controller Selection

Test 02 verifies that certain lines between the 3340 controller and storage control remain inactive while others become active following controller selection. It also verifies that a valid 3-of-6 code is returned upon controller selection.

Test 03. Controller Tag Bus, Bus Out, and Bus In Parity Check

Test 03 verifies that the following parity checks in the 3340 controller can be forced on and then reset by a Reset Controller command:

Tag Bus Parity Check
Bus Out Parity Check
Bus In Parity Check

Tag Bus Parity Check is forced on by an invalid controller tag (Tag '94' Bus '00').

Bus Out Parity Check is forced on by varying the Bus Out value with Tag Gate still active.

Bus In Parity Check is forced on by a special diagnostic command (Tag '09' Bus '20').

Test 04. Controller Tag Valid/Normal End

Test 04 verifies that the storage control receives Tag Valid and Normal End for all the Immediate Op Tags ('01', '02', '04' through '07', and '09' through '0D') and that Tag Bus and Bus Out Parity Checks are inactive. It also verifies that the storage control receives Tag Valid and no Normal End for all the Extended Op Tags ('08', '0E', and '0F') and that the Tag Bus and Bus Out Parity Checks are inactive. In addition, the test forces a Monitor Check and ensures that it can be reset following a Reset Controller command.

Test 05. Bus In Assembler



Test 05 verifies that the correct Bus In information is gated under control of the Bus In selection bits. There are four buses that are gated through the Bus In Assembler. The test also verifies that a parity check is not generated in the storage control or IFA. The controller Bus In Parity Check is also tested by the diagnostic command Invert Bus In Parity (Tag '09' Bus '20').

PREREQUISITES




Refer to microdiagnostic reference charts starting on MICRO 20.

OPERATING PROCEDURE


- Refer to MICRO 10 and 11 for standard operating procedure.
- Refer to microdiagnostic reference charts starting on MICRO 20 for parameter entry.





MLM0006 441235
MICFL 21 L
EAC
JFL_3/8/76





MLM0006 441235
MICFL 21 R
EAC
JFL_3/8/76

A1 – TEST 03 **MICFL 23**





MLM0006 441235
MICFL 27_L
EA1
JFL_3/8/76



DESCRIPTION

Test 01.Drive Selection

Test 01 verifies that a 3344 drive can be selected by returning a Tag Valid response and a physical address when the drive is in CE Mode. It also ensures that Drive Selection Error is active upon entry and that the drive is a 3344.

Test 02. Tag Bus and Bus Out Parity Check

Test 02 verifies that Tag Bus Parity Check and Bus Out Parity Check can be forced on and then reset when a Device Interface Check command is issued. It also verifies that Drive Interface Check is forced on when either Tag Bus or Bus Out Parity Check is active.

Both parity checks are forced on by special diagnostic commands.

Tag '09' Bus '21' inverts Tag Bus Parity in the drive.
Tag '09' Bus '22' inverts Bus Out Parity in the drive.

Test 03. Bus Out/Bus In Wrap

Test 03 verifies that a data path exists between Bus Out and Bus In on the 3344 drive. The test uses the Difference Counter for testing the integrity of the data path. If a failure occurs in the Difference Counter, the test automatically switches to the Head Address Register (HAR) and uses it as the test vehicle. If both HAR and Difference Counter fail, the test halts with an error.

The following values are placed on Bus Out:

- All 0s
- All 1s
- A sliding 1s pattern

Test 04. Drive Selection/Rejection

Test 04 verifies that a drive cannot be selected when Bus Out bit 4 is active during a selection operation (Tag '83'). This bit prevents a physical address from being returned to the storage control for any drive. The test also forces a Drive Selection error by selecting the CE drive and any one of eight customer drives (two drives simultaneously selected).

Test 05. Drive Tag Valid/Normal End

Test 05 verifies that the storage control receives a Tag Valid response and Normal End for all the 3344 drive tags except Tag '85'. If Tag Valid is not received for a

given tag, the test examines Tag Bus and Bus Out Parity checks to see if either one is active.

Test 06. Drive No Tag Valid

Test 06 verifies that Tag Valid is not returned for drive Tags '8A' through '8F' when Tag Bus Parity has been inverted. Tag Bus Parity is inverted by a diagnostic command (Tag '09' Bus '21').

Test 07. Drive Bus In Parity Check

Test 07 verifies that drive Bus In Parity Checks can be forced on and then reset with the Reset Controller command. The drive Bus In Parity Check is inverted by a diagnostic command (Tag '09' Bus '20'). The test also checks for the presence of the fixed heads for proper operation. The ability to set and reset the direction bit with the Set Difference High command is checked.

Test 08. Head Address Register

Test 08 verifies that the Head Address Register (HAR) can be set to any value. The HAR is set to all 0s, all 1s, a sliding 1s pattern, and a sliding 3s pattern. Every time HAR is sensed, Bus In is examined for a parity check.

Test 09. Difference Counter Test (Part 1)

Test 09 verifies that the Difference Counter can be set to any value. The Difference Counter is set to all 0s, all 1s, a sliding 1s pattern, and a sliding 3s pattern. Every time the Difference Counter is sensed, Bus In is examined for a parity check.

Test 10. Difference Counter Test (Part 2)

Test 10 verifies that the Difference Counter can be decremented properly by a special diagnostic command (Tag '8A' Bus '01').

Test 11. Cylinder Address Register


Test 11 verifies that the Cylinder Address Register (CAR) can be set to any value. The CAR is set to all 0s, all 1s, a sliding 1s pattern, and a sliding 3s pattern. Every time the CAR is sensed, Bus In is examined for a parity check.



OPERATING PROCEDURE


- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 20 for parameter entry.


3344

MC0050 Seq. 1 of 2	2359498 Part No.	441235 28 May 76				
-----------------------	---------------------	---------------------	--	--	--	--






A2 – TEST 02 AND 03 **MICFL 53**






MLM0006 441235
MICFL 57-L
ECH
JFL_3/8/76









MLM0006 441235
MICFL 61-L
ECL
JFL_3/8/76

MLM0006 441235
MICFL 61-R
ECL
JFL_3/8/76





A2 – TEST 08 AND 09 MICFL 65





MLM0006 441235
MICFL 69-L
ECS
JFL-3/12/76

MLM0006 441235
MICFL 69-R
ECT
JFL_3/8/76



MLM0006 441235
MICFL 71-L
ECU
JFL_3/8/76

MLM0006 441235
MICFL 71-R
ECV
JFL_3/8/76

DESCRIPTION

Test 01. Target Register

Test 01 first checks the 3344 drive Rotational Position Sensing (RPS) function. The test sets the Target Register to all 0s, all 1s, a sliding 1s pattern, and a sliding 2s pattern. Every time the Target Register is sensed, Bus In is examined for a parity check.

Test 02. Index

Test 02 performs the following functions:

1. Verifies that an Index pulse was received within 15 milliseconds.
2. Measures the width of the Index pulse as seen by the drive and verifies that the width is between 21 and 24 microseconds.
3. Measures the time between two Index Marks as seen by the drive and verifies that it is between 9.8 and 10.4 milliseconds.
4. Verifies that the active track follows HAR bit 7.

Test 03. Force Multichip Check

Test 03 forces a Multichip Check by selecting an even head and issuing a special diagnostic command (Tag '8A' Bus '02'). The test also verifies that Read/Write Check comes on if more than one head is selected. It also verifies that Multichip Check and Read/Write Check are reset by a Check Reset operation.

Test 04. Force Sector Compare Check

Test 04 verifies that a Sector Compare Check can be forced on and then reset. The test also verifies that an Attention is generated by the Sector Compare Check when polling the drive.

Test 05. Sector Compare Attention

Test 05 verifies that an Attention is generated from a Sector Compare when polling the drive. The test also verifies that Busy is received in response to a Set Target command.

Test 06. Sector Compare

Test 06 verifies that Sector Compare is received for sectors 1, 2, 4, 8, 16, 32, 64, and 127. It also preforms the following functions:


1. Measures the duration of the Sector Compare and verifies it to be between 153 and 163 microseconds. This applies to all of the previously mentioned sectors except sector 127.
2. Verifies that the Transfer Sector command transfers the contents of the Sector Counter to the Target Register for sectors 1 and 127.


PREREQUISITES


Refer to microdiagnostic reference charts starting on MICRO 20.

OPERATING PROCEDURE


- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 24 for parameter entry.





A5 – TEST 01 **MICFL 133**





A5 – TEST 03 **MICFL 137**






MLM0006 441235
MICFL 141 R
EEL
JFL_3/8/76

MLM0006 441235
MICFL 141 L
EEL
JFL-3/25/76




DRIVE INDEX AND SECTOR TESTS – ROUTINE A5



A5 – TEST 06 MICFL 145



MLM0006 441235
MICFL 145 L
EEO
JFL_3/9/76



MLM0006 441235
MICFL 145 R
EEP
JFL-3/16/76



MLM0006 441235
MICFL 147 L
EER
JFL_3/9/76

MLM0006 441235
MICFL 147 R
EER
JFL_3/9/76

DESCRIPTION

Routine A7 enables a complete servo adjustment to be made under microprogram control. The servo velocity can be fine-tuned with this program and the entire procedure performed without the aid of an oscilloscope. The specification tolerance is 330 ± 7 microseconds. The amount of maladjustment of the servo velocity has no effect on successful execution of the program unless hardware failures are detected during execution of the test.


Routine A7 issues a 192-cylinder Seek, starting from cylinder 0. Clocking begins from the leading edge of the first track crossing pulse after the Seek Start command to the leading edge of the 182nd track crossing pulse. A timer subroutine collects the elapsed time from the leading edge of the 182nd track crossing pulse to the leading edge of the 184th track crossing pulse. This elapsed time is measured as the Difference Counter decrements from '0A' to '08' during deceleration. This measured time is then compared to the specification tolerance of 330 ± 7 microseconds.

Failure of the measured time to meet the specification (\pm) results in an error. The amount of deviation (from 330 ± 7 microseconds) can be displayed in byte 2 of the logout. If the specification is met, the test is repeated 10 times before normal completion. The test may be restarted as often as desired using the '00' run control option.

OPERATING PROCEDURE

- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 24 for parameter entry.

MC0180 Seq. 1 of 2	2359510 Part No.	441235 28 May 76	441237 1 Mar 77			
-----------------------	---------------------	---------------------	--------------------	--	--	--



MLM0006 441235
MICFL 181-L
EEV
JFL 3/9/76

MLM0006 441235
MICFL 181-R
EEV
JFL 3/9/76

MC0180	2359510	441235	441237			
Seq. 2 of 2	Part No	28 May 76	1 Mar 77			

DESCRIPTION

Routine A9 is designed to allow the CE to enter any seek increment between '01' and 'FF'. Starting at cylinder 0, the access takes multiple seeks forward in increments of the number of cylinders specified. When the maximum allowable limit in this direction is reached, reverse seeks of the same increment take place until cylinder 0 is reached.


The operation is repeated until terminated, as described in MICRO 10.

If no seek increment is specified, the test defaults to an increment of one cylinder. An increment of '00' is not allowed in this test.

Access arm position is verified by reading the Home Address. If an error occurs, the test performs a Rezero operation and continues.


OPERATING PROCEDURE

- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 24 for parameter entry.



INCREMENTAL SEEK TEST – ROUTINE A9

A9 – INCREMENTAL SEEK MICFL 203



ROUTINE AA – 3344 CYLINDER SEEK TEST

DESCRIPTION

Routine AA is designed to seek continuously between any two cylinders using any heads specified by the CE.

Any valid physical cylinder address between 0 and 560 (decimal) and any valid physical head between 0 and 29 can be entered by the CE. However, the head value selected in the From Cylinder and To Cylinder must be the same.

Routine AA acts as a no motion seek if the two cylinder addresses selected are identical.


The access arm position is verified by reading Home Address. If an error occurs, the test rezeros and continues.

PREREQUISITES


Refer to microdiagnostic reference charts starting on MICRO 20.

OPERATING PROCEDURE

- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 28 for parameter entry.




Symbol	Description
C	Cylinder Address (Physical)
H	Head Value (Physical)
XX	512 and 256 bits




CYLINDER SEEK TEST – ROUTINE AA

AA – CYLINDER SEEK MICFL 213



MLM0006 441235
MICFL 213-R
EJC
JFL-3/16/76

MLM0006 441235
MICFL 213-L
EJC
JFL-3/26/76



DESCRIPTION


Routine AB generates 1792 random seek addresses and seeks to each cylinder. Numerous forward and reverse seeks and no motion seeks are produced. The test automatically terminates after executing the last seek.

The access arm position is verified by reading Home Address using head 0 only. If an error occurs, the test is restarted from the beginning causing a Rezero operation.

OPERATING PROCEDURE


- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 28 for parameter entry.

MC0220 Seq. 1 of 2	2359515 Part No.	441235 28 May 76				
-----------------------	---------------------	---------------------	--	--	--	--



RANDOM SEEK TEST – ROUTINE AB

AB – RANDOM SEEK MICFL 223



DESCRIPTION

Routine AD checks the Gap Counter and associated drive and controller circuitry. In normal operation (default parameter 1 = '00'), all tests are executed in sequence.

Optional parameter entry may be used to restrict operation to a single test. If a single test is selected, it loops indefinitely until halted by the CE or an error halt.

All tests are performed using physical cylinder 560, head 1.

Test All Initialization

Prior to the start of any test, this step verifies that the CE parameter, if any, is valid.

Routine AD verifies that:

- The CE drive is online and Write Enabled.
- A Set Read/Write operation generates a Normal End response within 500 microseconds without an Error Alert 1.
- Index is present within 21 milliseconds.

The routine then rezeros the access mechanism, checking for Busy to become active. The routine checks for normal completion of the operation within 220 milliseconds. After completion, drive status includes no Drive Check, not Busy, and Seek Complete.

The routine initiates a 560-cylinder Seek operation and checks for no Error Alert and drive status following the Seek operation. After the operation, drive status includes: no Drive Check, not Busy, and Seek Complete.

Test 01. Data Transfer Checkers Check
Check Diag Inhibit Write Mode
Force Gap Ctr Parity Error
Force Write Data Check

Test 01 checks that Diagnostic Inhibit Write Gate Mode operates as follows:

1. Reads drive status
2. Looks for I Write Sense = 0 (Bit 1)
3. Orients Track Index
4. Initiates a Format G1 operation
5. Orients on Track Index
6. Waits approximately 10 microseconds
7. Reads drive status

8. Checks for I Write Sense = 1 (Bit 1)

The preceding sequence is repeated with Diagnostic Inhibit Write Gate Mode = 1 and the test checked for I Write Sense = 0.

Test 01 looks for no Gap Counter Error, initiates a Write G1 operation with Diagnostic Inhibit Write Gate and Diagnostic Invert Bus Out Parity modes active. It checks for Gap Counter error, Write Data Check and Controller Error status. The test initiates a Controller Reset operation and checks for no Gap Counter error. The test then issues a Check Reset operation to reset any errors in the drive.

Test 02. G1 Gap Tolerance

Test 02 measures the length of the G1 Gap by orienting on Track Index, initiating a Write G1 operation, orienting again on Track Index, and measuring the time to the first Sync In. The measured time is checked for optimum value of 105 byte-times (118 microseconds). Tolerance is ±3%. Valid range = 114–121 microseconds.

The normal G1 length is 107 bytes including the Sync Byte. The optimum time is 118 microseconds. During a Write operation, the first Sync In is presented two byte-times earlier at 105-byte time.

Test 03. Extended G1 Gap Tolerance

Test 03 measures the length of an extended G1 Gap by orienting on Track Index, initiating a Write Extended G1 operation, orienting again on Track Index, and measuring the time to the first Sync In. The measured time is checked for an optimum value of 233 byte-times (261 microseconds). Tolerance is ±3%. Valid range = 253–269 microseconds.

The extended G1 length is 234 bytes + Sync Byte. The optimum time is (233 microseconds). During a Write operation, the first Sync In is presented two bytes earlier at 233 byte-time.

Test 04. Modulo-16 Counter Function

Test 04 checks the operation of the four bit positions of the Modulo-16 Counter and the Recycle line by initiating a Write G1 operation with Diagnostic Inhibit Write Gate Mode active. Byte counts used for the Modulo-16 Counter test are 1, 2, 4, 8, and 17. The test counts the number of Sync Ins until receipt of an end condition. Any abnormal ending conditions resulting from this technique are ignored.

Test 05. G2 Gap Tolerance

Test 05 measures the length of a G2 Gap by orienting on the G1 (HA) field, initiating a Write G2 operation with Diagnostic Inhibit Write Gate Mode active, and counting the time to the first Sync In. The measured time is checked for optimum value of 67 byte-times (75 microseconds). Tolerance is ±3%. Valid range = 72–79 microseconds.

The normal G2 length is 69 byte-times (77.28 microseconds). During a Write operation, the first Sync In is presented 2 byte-times earlier at byte 67 time.

Test 06. G3 Gap Tolerance

Test 06 measures the length of a G3 Gap by orienting on the G1 (HA) field, starting a Write G3 operation with Diagnostic Inhibit Write Gate Mode active, and counting the time to the first Sync-In. The measured time is checked for an optimum value of 71 byte-times (79.72 microseconds). Tolerance is ±3%. Valid range = 76–82 microseconds.

Normal G3 gap length is 73 byte-times. During a Write operation, the first Sync In is presented 2 byte-times earlier at byte 71 time.

Test 07. Data Transfer

Test 07 initiates a Write G1 operation with Diagnostic Inhibit Write Gate Mode active, using a data pattern of 'EB6DB6DB'. At the end of the operation, this test verifies that no ECC Check and no Write Data Check were received.

Test 08. Write Safety Checkers Check
Force Control Check
Force Write Ovrn Check
Force Transition Check (Write Intended)
Force Write I Check (Read Unsafe)

Test 08 verifies that a Check Reset resets Read/Write Check, Control Check, Write Overrun Check, Transition Check, and Write I Check. The test forces Control Check by raising Read Gate and Write Gate simultaneously.

The test forces Write Overrun Check by orienting near the end of the Active Track, raising Write Gate to the drive and holding it up through Index. The test forces Transition Check and Write I Check by raising Write Gate to the drive without Bus Out bit 4 = 1. This inhibits Current Source Unblocked. The test checks that each of the above conditions forces Read/Write Check and that it is reset by a Check Reset.


Test 09. Force Head Short Check

Test 09 verifies that a Check Reset resets Read/Write Check and Head Short Check.


The test forces Head Short Check by raising Write Gate in the drive. The test checks that each of the above conditions forces Read/Write Check, and that it is reset by a Check Reset.

OPERATING PROCEDURE


- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 30 for parameter entry.





MLM0006 441235
MICFL 243-R
EMA
JFL-3/26/76





MLM0006 441235
MICFL 245-L
EMC
JFL-3/26/76

















GAP COUNTER AND DATA TRANSFER TESTS – ROUTINE AD

AD – TEST 06 MICFL 259







MLM0006 441235
MICFL 261-R


EMT
JFL_3/9/76




AD – TEST 08 MICFL 263





MLM0006 441235
MICFL 265-L
EMW
JFL_3/9/76





MLM0006 441235
MICFL 269-L
EM3
JFL_3/9/76

MLM0006 441235
MICFL 269-R
EM4
JFL_3/10/76

DESCRIPTION

Prior to running routine AE, the following conditions must be met:

- 1. The CE drive must be online.
- 2. The HDA must be Write Enabled.

Each time routine AE is selected, it performs the following initialization steps:

- Rezeros the access.
- Seeks to the CE Write Track.
- Checks for Test Selection and begins execution at the correct point.

Test 01. ECC Reset

Test 01 issues a Read G1 command with a short byte count (byte count = 4). This operation allows the ECC hardware to begin check character generation in the data area and causes an ECC Data Check to occur. The ECC Zeros Detect bit is checked to be sure that the ECC registers are loaded.

A Write G2 is issued and allowed to proceed to Gap 64 time (the ECC registers are reset at Gap 63). A Sense Controller Error 2 Tag is issued and the Zeros Detect bit is checked to be sure that the ECC registers are reset.

Test 02. ECC Read Normal Data

Test 02 ensures that the ECC hardware can read an error-free data pattern and produce the correct ending conditions. The ECC write functions are not tested during this phase. During step 1 an 8-byte data pattern is written in the G2 position on the CE track. The 8-byte pattern consists of 2 bytes of data and 6 bytes of simulated ECC data.

During step 2, the 2 data bytes are read back and the ECC hardware generates the check characters from the remaining 6 bytes. The ending conditions are then checked for the proper results.

Test 03. ECC Read Correctable Data Check

The first two steps of Test 03 are similar to Test 02 except that the data pattern used is one that produces a correctable data check.

After the pattern has been written, read back, and the ending status checked, an ECC Correct Op Tag is issued. The correct operation is allowed to proceed to some end condition. After the end condition is received, the Displacement counter, Pattern registers, and ending status are checked for proper results.

Test 04. ECC Read Uncorrectable Data Check

Test 04 is the same as Test 03, except that an uncorrectable data pattern is used.

Test 05. ECC Write Burst (ECC Check Pattern)

During Test 05, the ability of the ECC hardware to gate the check character bytes to the serializer is checked by writing a 2-byte data pattern. This allows the ECC hardware to gate the 6 predetermined check bytes to the serializer. The 8-byte data and check pattern is read back (ECC Data Check is ignored) and compared byte-for-byte with what was written.


PREREQUISITES


Refer to microdiagnostic reference charts starting on MICRO 20.

OPERATING PROCEDURE



- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 30 for parameter entry.



MC0290 Seq. 1 of 2	2359525 Part No.	441235 28 May 76				
-----------------------	---------------------	---------------------	--	--	--	--







MLM0006 441235
MICFL 293-R
END
JFL_3/10/76









MLM0006 441235
MICFL 297-R
ENG
JFL_3/10/76






3344





MLM0006 441235
MICFL 303-R
ENN
JFL-3/10/76



MLM0006 441235
MICFL 305-R
ENP
JFL-3/26/76

DESCRIPTION

Routine AF, which checks the hardware associated with Read and Write commands, consists of 15 tests ('01' through '0F'). In normal operation (default Parameter 1 = '00'), all tests are executed in sequence.

Optional parameter entry may be used to restrict operation to a single test. If a single test is selected, it loops indefinitely until halted by the CE or an error halt occurs.

All tests use physical cylinder 560, Physical Head 0, odd track, with the exception of the initial seek verification (Read G1), which uses Physical Head 1, even track, of the same cylinder.

Test All Initialization

Prior to the start of any of the tests, this step verifies that the CE parameter 1 entry is valid. The routine verifies that the CE drive is Online and Write Enabled. It initiates a Rezero operation, verifies that the drive becomes Busy, and that normal completion of the operation occurs within 220 milliseconds. The routine initiates a seek to cylinder 560 (head 01 selected), checks for normal completion of the operation within 10 milliseconds, and checks for drive status after the operation to include: No Drive Check, No Busy, and Seek Complete.

The routine verifies that Index and Active Track are present within 25 milliseconds. If Index and Active Track are present, the routine attempts to verify that the seek to the CE cylinder was performed correctly by reading Home Address from the Read Only track at head 02. It then compares Bytes PA1 and PA2 for validity. If the comparison is successful, the routine logs out an appropriate error message. The CE has the option of retrying the verification (by entering '00' to retry) or bypassing further verification of the Seek operation and going directly to the specified test through use of parameter 2.

Caution: Extreme care must be used in exercising the option to continue the tests. It is possible to destroy customer data if a hardware malfunction occurs that prevents successful Seek operation.

If the routine cannot successfully verify head position with a Read G1 (Home Address) operation, the password parameter allows the CE to bypass the seek verification and continue the Write G1 test for restoration of the Home Address.

Caution: This password parameter must be used very carefully and only when there is no possibility of destroying customer data. The pack must be backed up by the customer.

If all criteria for restrictive use of parameter 2 are met, restart Routine AF by inserting Parameter 1 = Test number (Format Write G1 Test = '0E') and Parameter 2 = Password (Valid Password = '30').

The routine executes the Seek and Verify operations and the Stopping with Error command indicates that the verification failed. Enter '00'; this forces the routine to reset the HAR = 01. Continue to the selected test. After the G1 (HA) field is successfully restored, the CE must manually stop Test '0E', restart routine 'AF', and specify the desired (or default) test. If parameters are entered by the CE, Parameter 2 should be set to '00' (default), which gives maximum protection against inadvertent destruction of customer data.

Test 01. Read G1 Unoriented Status, Read and Verify Home Address Physical Address Bytes

Test 01 verifies that Read G1 Unoriented status is not on continuously by orienting on Index and Active Track, then initiating a Read G1 operation, looking for Bus In bit 6 = 0 while Tag Gate is active. The test initiates a Read G1 operation and checks the 4th and 5th bytes for '30' and '81', respectively (Cylinder 560 head 01). The test also verifies that Read G1 Unoriented can be set on by initiating another Read G1 after orientation has been lost and checking for the unoriented status condition on Bus In with Tag Valid status.

Test 02. Oriented/Unoriented Borderline

Test 02 attempts to locate the borderline between Oriented and Unoriented by initiating a Read G1 operation. It delays a maximum allowable time without losing orientation (50 microseconds), then initiates a Read G2 operation, and checks for no Command Overrun and no Unoriented status.

The test repeats the above sequence of events using a delay large enough to force loss of orientation (54 microseconds) and checks for Command Overrun ending status.

Test 03. Force Command Overrun and Check End

Test 03 forces Command Overrun in both Read and Write modes by orienting on Index and Active Track. It then initiates a Write G2 operation (with the Diagnostic Inhibit Write Gate Mode active) and checks for a Check End response with Command Overrun ending status.

The test orients again and initiates a Read G2 operation and looks for Check End response with Command Overrun ending status.

Test 04. Force Sync Out Timing Error and Force Status Overrun Error

Test 04 forces a Sync Out timing error by initiating a Write G1 operation (with Diagnostic Inhibit Write Gate mode active). It responds to only the first Sync In (inhibits Sync Out) and checks for a Check End response with Sync Out timing error ending status.

This test checks that Status Overrun can be set on by initiating a Write G2 operation, holding Tag Gate active for 100 microseconds, then looking for Bus In bit 4 = 1. The test then drops Tag Gate and looks for Bus In bit 4 = 0.

Test 05. Allow Head Address Register (HAR) and Transfer Sector Counter

Test 05 examines the allow HAR function during Transfer Sector Counter and Read/Write mode of operation.

Set HAR = '00'.
Sense HAR; check that HAR = '00'.
Set Read/Write.
Orient on Active Track Index.
Wait approximately 20 microseconds (into the center region of the Allow HAR window).
Set HAR = '01'.
Wait approximately 100 microseconds (beyond the Allow HAR window).
Initiate a set HAR = '02' operation and reset Read/Write.
The test performs a sense HAR and checks for HAR = '01'.
If HAR does not = '01', an error has occurred.
If HAR = '00', HAR failed to set within the Allow HAR window.
If HAR = '02', the HAR was allowed to set outside the Allow HAR window during Read/Write mode.

The test verifies that the Transfer Sector Counter logic works properly be setting the Target Register to '7F', then initiating a dummy Read G1 operation. It then checks the Target Register for a value of 'C0' (RPS = 1, Sector = 00).

Test 06. Write Full Track G2 Field

Test 06 clocks through the HAR (G1) field, initiates a Write G2 operation and writes a full track (R0 count field) of 8631 bytes. The test checks for no Error Alert and no Check End response after each operation.

Test 07. Write G2, Force Track Overrun

Test 07 clocks through the HA (G1) field, initiates a Write G2 operation and then initiates a Write G2 operation of greater-than-maximum track capacity (8832 bytes). The test checks for no Error Alert and Check End response with Track Overrun ending status following the Write G2 operation.

Test 08. Write G2/Format Write G2

Test 08 clocks through the HA (G1) field, initiates a Write G2 operation followed by a Format Write G2 operation. The test looks for no Error Alert and no Check End response following each operation. After the end response is received following the Format G2 operation, the test waits 5 milliseconds, reads drive status, and checks for I Write Sense (Bit 5) = 1. The test initiates a Reset Read/Write operation, again reads drive status, and checks for I Write Sense = 0.

Test 09. Read G2/Clock G2, Force No Sync Found

Note: *Test 09 depends upon successful completion of Test 08.*

Test 09 clocks through the HA (G1) field, initiates a Read G2 operation and checks for no Error Alert and no Check End response. The test then initiates a Clock G2 operation and checks for no Error Alert and no Check End response. The test then initiates a Read G2 operation on a non-existent G2 field, checks for no Error Alert and a Check End response with no Sync Found ending status.

Test 0A. Format Write G3/Read G3

Test 0A clocks through the HA(G1) field, initiates a Format Write G3 operation and checks for no Error Alert and no Check End response. The test again clocks through the HA field, initiates a Read G3 operation, reading the G3 field just written, and checks for no Error Alert and no Check End response.

DESCRIPTION (Continued)

Test 0B. Clock G3/Read G3 Address Mark Search

Note: *Test 0B depends upon successful completion of Test 0A.*

Test 0B clocks through the HA (G1) field, initiates a Clock G3 operation, reads the G3 field written by the previous test, and checks for no Check End response. The test again clocks through the HA field, initiates a Read G3 AM search operation, and checks for no Check End response.

Test 0C. Format Erase, Force No Address Mark Found

Test 0C clocks through the HA (G1) field, initiates a Format Erase operation, and checks for no Error Alert and no Check End response. The test again clocks through the HA field, initiates a Read G3 AM Search operation, and checks for Check End response with No Address Mark Found ending status.

Test 0D. Special Format Write G1/Read G1

Test 0D initiates a Special Format Write G1 operation and checks for no Error Alert and no Check End response. The test writes a valid G1 on cylinder 560, head 1.

The test initiates a Read G1 operation, to read the G1 field just written, and checks for no Error Alert and no Check End response.

Test 0E. Format Write G1/Read 9G1

Test 0E initiates a Format Write G1 operation and checks for no Error Alert and no Check End response. The test writes a valid G1 on cylinder 560, head 1.

The test initiates a Read G1 operation and checks for no Error Alert and no Check End response.

Test 0F. Skip Displacement Fields
Format Reorient
Format G3
Special Write G2
Write G4
Format G2

Test 0F ensures that a record can be written with an embedded G4 gap (simulating a defect within a data

field). It ensures that a G3 record is on the track by reading through the HA (G1) field initiating a Format G2, a Format Write G3, and checking for no Error Alert and no Check End response.

The test writes a data record around the simulated defect by initiating the operations: Read G1, Format G2, Format G3, Format Reorient, Format G3, Special Write G2, Write G4, and a Format G2. A check is made for no Error Alert and no Check End response after each operation.



The test attempts to read back the record just written by initiating the following operations: Read G1, Read G2, Read G3, Read Special G2, Read G4, and Read G2. A check is made for no Error Alert and no Check End following each operation.


The test cleans up the track by initiating a Read G1 and a Format Erase.


OPERATING PROCEDURE

- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 32 for parameter entry.

MC0320	2359530	441235				
Seq. 2 of 2	Part No.	28 May 76				








MLM0006 441235
 MICFL 327-R
 EOF
 JFL_3/10/76


MLM0006 441235
 MICFL 327-L
 EOF
 JFL-3/10/76

AF – TEST 02 MICFL 329





FORMAT READ/WRITE TESTS – ROUTINE AF

AF – TEST 03 MICFL 331




MLM0006 441235
 MICFL 331-R
 E0J
 JFL-3/10/76




MLM0006 441235
 MICFL 333-R
 EOL
 JFL_3/10/76

AF – TEST 05 **MICFL 335**




AF – TEST 08 MICFL 339




MLM0006 441235
MICFL 339-R

EOR
JFL-3/10/76




MLM0006 441235
 MICFL 341-L
 EOS
 JFL-3/10/76




MLM0006 441235
 MICFL 341-R
 EOT
 JFL-3/10/76

FORMAT READ/WRITE TESTS – ROUTINE AF

AF – TEST 0A MICFL 343





MLM0006 441235
MICFL 343-R
EOV
JFL-3/10/76







FORMAT READ/WRITE TESTS – ROUTINE AF

AF – TEST 0C MICFL 347





MLM0006 441235
MICFL 347-R
EOZ
JFL-3/10/76







MLM0006 441235
 MICFL 351-R
 E03
 JFL-3/10/76



MLM0006 441235
MICFL 353-L
E04
JFL-3/10/76



MLM0006 441235
MICFL 353-R
E05
JFL-3/10/76



MLM0006 441238
MICFL 355-L
EQ6
JFL-3716/76

DESCRIPTION

Introduction – Routine B0

Routine B0 is a utility microprogram designed to format one track or all tracks on the CE cylinder.

The formatting steps are as follows:

1. Verify access position
2. Write Home Address (G1)
3. Write R0 Count (G2)
4. Write R0 Data (G2)
5. Write R1 Count (G3)
6. Write R1 Data (G2) [See Figure 1.]
7. Read Home Address (G1)
8. Read R0 Count (G2)
9. Read R0 Data (G2)
10. Read R1 Count (G3)
11. Read R1 Data (G2)
12. Steps 2 through 11 are repeated for each CE track if the entire CE cylinder is being formatted.
13. All fields on all tracks on the CE cylinder are read, even if only one track is being formatted.

The data patterns consist of:

1. Standard Home Address (9 Bytes)
2. Standard R0 Count field (13 Bytes)
3. An R0 Data field of zeros (8 Bytes)
4. Standard R1 Count field (13 Bytes)
5. An R1 Data field (256 Bytes) [See Figure 1.]

Options

Routine B0 does not run in default mode. Parameters must be entered. The two run options are:

- Format entire CE Cylinder
- Format single CE Track

Operating Instructions

Refer to the flowchart on MICRO 54 for the running instruction logic of routine B0.

Introduction – Routine B1

Routine B1 can read data from any cylinder and/or head on the selected CE drive (including fixed heads). Correct operation is verified by not receiving any of the following:

- Equipment Check
- No Data Found
- No Sync Byte Found
- ECC Data Check

Correct operation is further verified by receiving the correct physical address (PA bytes in the Home Address and R0 Count fields). No customer data is transferred or stored.

Default Mode

In Default Mode, the routine seeks to cylinder 4 and reads the entire cylinder. If the drive is equipped with fixed heads, the routine also seeks to the fixed-head cylinders and reads all the fixed-head tracks.

All ECC Data Check, No Sync Found, and No Data Found errors are accumulated in a summary log. The summary log may be displayed at the completion of the run. Refer to error messages 'B1FD', 'B1FE', and 'B1FF' in the Error Code Dictionary.

Options

1. *Test Cylinder:* This option is the same as the Default Mode except the cylinder number may be selected.
2. *Test Cylinder/Suppress Summary Logging:* This option is the same Test Cylinder except the routine stops on the first error. The routine can be instructed to continue to the next track address in error by using the '00' option. This option is useful for gathering additional information pertaining to the failures on a particular head.
3. *Test Track:* This option is used for performing Read operations on a specific track and stopping on an error.
4. *Scope Loop:* This option is useful for scoping a single track. All errors are bypassed.

Introduction – Routine B2

Routine B2 is a utility microprogram designed to format one track or all tracks on the CE cylinder.

The formatting steps are as follows:

1. Read Home Address (G1)
2. Verify access position
3. Write R0 Count (G2)
4. Write R0 Data (G2)
5. Write R1 Count (G3)
6. Write R1 Data (G2) [See Figure 1.]
7. Read Home Address (G1)
8. Read R0 Count (G2)
9. Read R0 Data (G2)
10. Read R1 Count (G3)
11. Read R1 Data (G2)
12. Steps 1 through 11 are repeated for each CE track if the entire CE cylinder is being formatted.
13. All fields on all tracks on the CE cylinder are read, even if only one track is being formatted.

The data patterns consist of:

1. Standard Home Address (9 Bytes)
2. Standard R0 Count field (13 Bytes)
3. An R0 Data field of zeros (8 Bytes)
4. Standard R1 Count field (13 Bytes)
5. An R1 Data field (256 Bytes) [See Figure 1.]


Options

1. *Default Mode.* Each track of the CE cylinder is written and verified, then the entire CE cylinder is read again and checked for errors.
2. *Single Track Mode.* The track selected by the parameter Byte 4 is written and verified. Then the entire CE cylinder is read back and checked for errors.

OPERATING PROCEDURE


Refer to detailed running instructions on MICRO 52, 56, and 60 for routines B0, B1, and B2, respectively.


Figure 1. R1 Data Field (See Note)




Note: For System/370, Model 135 IFA, 256 bytes of 'AA' are written.

For System/370, Models 115 and 125 DDA, the 256-byte pattern written is:





B0, B1, B2 – REFORMAT CE TRACK **MICFL 385**

NOTE 3	
PARAMETER AND LOG AREA	
BYTE	DESCRIPTION
1	OPTION CONTROL (NOTE 4)
2	PHYSICAL CYLINDER
3	PHYSICAL CYLINDER
4	HAR VALUE


NOTE 1 LOGICAL TRACK ADDRESS IN 2 BYTE FORMAT	
PARAMETER BYTE 3 (SENSE BYTE 5)	
BIT	DESCRIPTION
0-	CYL 128
1-	CYL 64
2-	CYL 32
3-	CYL 16
4-	CYL 8
5-	CYL 4
6-	CYL 2
7-	CYL 1


PARAMETER BYTE 4 (SENSE BYTE 6)	
BIT	DESCRIPTION
0-	CYL 1024
1-	CYL 512
2-	CYL 256
3-	HEAD 16
4-	HEAD 8
5-	HEAD 4
6-	HEAD 2
7-	HEAD 1



NOTE 4	
<u>PARAMETER BYTE 1</u>	
<u>BIT</u>	<u>DESCRIPTION</u>
0	0=LOGICAL ADDRESS ENTERED
1	1=PHYSICAL ADDRESS ENTERED
2	1= SCOPE LOOP
3	1=SELECT FIXED HEADS
4	1= CYLINDER MODE
5	1=READ ALL HEADS FIXED IF INSTALLED
6	1= MULTI LOG ('FC' ERRORS ONLY)
7	1=STOP ON ALL ERRORS 0= INITIAL LOAD

MLM0006 441235
MICFL 385-R

EFD
JFL-3/16/76






B0, B1, B2 – REFORMAT CE TRACK **MICFL 389**



MLM0006 441235
MICFL 391-L
EFI
JFL-3/11/76

MLM0006 441235
MICFL 391-R
EFJ
JFL-3/11/76

B0, B1, B2 – REFORMAT CE TRACK **MICFL 393**





MLM0006 441235
MICFL 395-L
EFM
JFL-3/11/76

MLM0006 441235
MICFL 395-R
EFN
JFL-3/26/76



REFORMAT CE TRACK UTILITIES – ROUTINES B0, B1, B2

B0, B1, B2 – REFORMAT CE TRACK MICFL 397





MLM0006 441235
MICFL 397-L
EFO
JFL-3/11/76

MLM0006 441235
MICFL 397-R
EFP
JFL-3/11/76






MLM0006 441235
MICFL 399-L
EFQ
JFL-3/11/76

MLM0006 441235
MICFL 399-R
EFR
JFL-3/11/76



MLM0006 441235
MICFL 401-L
EFS
JFL-3/16/76

MLM0006 441235
MICFL 401-R
EFT
JFL-3/11/76



MLM0006 441235
MICFL 403-L
EFU
JFL-3/11/76

MLM0006 441235
MICFL 403-R
EFU
JFL-3/11/76

DESCRIPTION

The purpose of Routine B3 is to provide additional information regarding the status of a given drive. Its primary function is to supplement the information obtained from running a microdiagnostic that encounters an error. A symptom code and/or 15 bytes of status information are provided. The program is designed to run in two passes as follows:

Pass 1:

Pass 1 generates a symptom code from the failing state of the device or controller. It is important that the device be left in its failing state (no resets performed). The controller may be reset, as the Controller Interface Check byte and the Controller Check bytes are stored by the diagnostic control monitor whenever a microdiagnostic detects an error. If pass 1 is unable to generate a symptom code, 'E1FF' is displayed. (See FSI 60 for the flowchart logic and MICRO 64 for running instructions.)

Pass 2:

Pass 2 retrieves 12 bytes of information from the drive and 3 bytes of information from the controller (see Figure 1). This is displayed in the Data Display lamps one byte at a time and provides the current state of a given drive and controller. (See FSI 65 for Sense Bytes 1 through 15 details.)

Reloading and restarting routine B3 for Pass 1 yields different results because any error condition was reset during the original execution of pass 1.

If the routine is restarted after Pass 2, only Pass 2 is repeated. It is necessary to reload the routine in order to repeat Pass 1.



Figure 1. Pass 2 Display Information


Byte	Meaning	Command Issued
1	Sense Physical Address (CE Drive Physical Address)	Tag '04' Bus '10'
2	Sense HAR	Tag '8F' Bus '05'
3	Sense Difference Counter	Tag '8F' Bus '09'
4	Request Drive Status	Tag '84' Bus '00'
5	Sense Status 1	Tag '8F' Bus '83'
6	Sense Status 2	Tag '8F' Bus '43'
7	Sense Status 3	Tag '8F' Bus '23'
8	Read/Write Safety	Tag '8F' Bus '23'
9	Sense Status 4	Tag '8F' Bus '13'
10	Controller Checks	Tag '8F' Bus '13'
11	Controller Interface Checks	Tag '8F' Bus '13'
12	Device Interface Checks	Tag '89' Bus '00'
13	Sense Target Register	Tag '8F' Bus '0D'
14	Cyl Address Register	Tag '8F' Bus '01'
15	Sense Status 0	Tag '8F' Bus '01'

After the last byte (Byte 15) has been displayed, the next message displayed is 'CEB3'. 'CE' (in the Control lamps) indicates the end of logout and 'B3' (in the Data Display lamps) indicates the Routine ID. This is the standard message display for all logouts.

OPERATING PROCEDURE


- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 64 for parameter entry.





TAG SEQUENCE TABLE			
Byte No	Tag 'xx'	Bus 'yy'	Name
1	'04'	'10'	Sense Phys Addr
2	'8F'	'05'	Sense HAR
3	'8F'	'09'	Sense Diff Ctr
4	'84'	'00'	Sense Dev Status
5	'8F'	'83'	Sense Status 1
6	'8F'	'43'	Sense Status 2
7	'8F'	'23'	Sense Status 3
8	Fetched From 'Error Bytes'		Sense Read/Write
9	'8F'	'13'	Sense Status 4
10	Fetched from 'Error Bytes'		Controller Error 2
11	Fetched from 'Error Bytes'		Controller Error 1
* 12	'89'	'00'	Sense Interface
13	'8F'	'0D'	Sense Target
14	'8F'	'01'	Sense CAR
** 15	'8F'	'03'	Sense Status 0

* Sense Interface Bus-in saved from Pass 1
** FHFE only



MLM0006 441235
MICFL 503-L
ERC
JFL-3/26/76

4
CONTROLLER
ERROR 1, 2 AND
RD/WR SAFETY AND
SENSE STATUS 0 BYTES
MUST BE SAVED FROM PASS
1 BECAUSE 'MONITOR
AREA' WILL BE RESET
AT END OF PASS 1.
THIS OCCURS
BECAUSE PASS 1
AS WELL AS PASS 2
ALWAYS TERMINATE
THROUGH THE ERROR
EXIT.

MLM0006 441235
MICFL 503-R
ERC
JFL-3/11/76

DESCRIPTION

Routine B4 executes any valid tag bus or delay commands that the CE selects with parameter entry, with the exception of Write Op (Tag '0F') under drive selection, Rezero (Tag '8F' Bus '02') and Seek Start (Tag '8F' Bus '08').

Each delay or tag command consists of two bytes of entry and up to seven commands at one time. These entries are known as the command string. Following the last command, zeros must be entered to complete the parameter field.

Once the desired commands have been entered, execution can be started by the Start/Stop run control option. (Refer to MICRO 10 and 11.)

When the routine begins, the commands are executed in a sequential manner. When '00' appears in the control byte, execution halts and an inline check is performed. After the diagnostic control monitor has returned control, the routine begins command execution with the first command. This procedure provides a continuous loop.

If the command string requires modification after execution has started, the routine must be reloaded. The routine may be halted and restarted at any time by using run control option '00'. (Refer to MICRO 10 and 11.)

The following describes the format of command bytes. The first byte is called the control byte. This byte is used to: (1) signal the end of the command string, (2) describe the tag or delay being issued, and (3) control the data to and from the CE Panel. The second byte of the command is used for Bus Out or a base delay value depending on the command in the control byte.

Since the tag only uses 5 bits of the first byte (0,4,5,6, and 7), the remaining bits (1,2 and 3) are used for special control options. The ORing of these two fields forms the control byte.

The tags for the 3344 drive are described on OPER 98 through 100.

Caution: Do not use Seek Start (Tag '8F' Bus '08') or Rezero (Tag '8F' Bus '02'). Disk damage may result and a B413 error stop occurs.

SPECIAL CONTROL OPTIONS

- 000 Forms a control byte of '0000 0000', which is used for End of String indicator.
- 001 The routine executes a Tag '0A' Bus '40' (Read Data Entry switches) prior to execution of the tag in bits 0,4,5,6 and 7. The value read from the Data Entry switches is used as a Bus Out value during the execution of the coded tag.

Tag '0A' Bus '40' (Read Data Entry switches) also resets the CE Alert line that is activated by the Execute switch. If this command is used, the program may require repeated operation of the Execute switch in order to stop execution.

Example: To transmit a Set Head Address Register Tag (1000 1011) with the ability to vary the value, use option code 001. The ORing of Tag '1000 1011' and control 001 forms a control byte of '1001 1011'. Refer to the sample command string on this page.

When this control byte is encountered by the program, it splits off and executes two tags:

1. Tag '0A' Bus '40' Read Data Entry switches
2. Tag '8B Bus 'xx' Set Head Address Register where xx = Data Entry switches

- 010 This control option is used in the same manner as option 001 except that the Bus In received from the coded tag is transmitted to the Data Display lamps.

Example: '1010 1111' control option byte (Tag '8F' and control option 010) coded with a Bus Out of '05' creates a Sense Head Address Register Tag. When this control byte is encountered by the program, the control byte issues a Data Display Tag after the coded tag was issued. (Refer to the sample command string on this page.)

1. Tag '8F' Bus '05' Sense Head Address Register
2. Tag '0D' Bus 'xx' Data Display where xx =Bus In value from the Sense Head Address Register Tag

- 011 This option code is used to insert microsecond delays in the command string. When this code is used, bits 4,5,6, and 7 become the delay multiplier. The base delay value is contained in the second byte of the command. See example for different values of delays. Tag Gate is dropped at the beginning of any delay.

- 100 This option code is used to insert millisecond delays in the command string. When this code is used, bits 4,5,6, and 7 become the delay multiplier. The base delay value is contained in the second byte of the command. Tag Gate is dropped at the beginning of any delay.

101 /
thru } Not used.
111 }

Example of Different Delays

	Command Entry		Delay Value
	Byte 1	Byte 2	
a.	30	C8	200 microseconds
b.	32	C8	400 microseconds
c.	40	C8	200 milliseconds
d.	41	C8	200 milliseconds
e.	43	64	300 milliseconds

Example b:	C8 (hex)	=	200 (decimal)
	multiplier	=	2
	Total	=	400
	3 in byte 1	=	microsecond
	Therefore, total delay	=	400 microseconds

Example e:	64 (hex)	=	100 (decimal)
	multiplier	=	3
	Total	=	300
	4 in byte 1	=	millisecond
	Therefore, delay	=	300 milliseconds total

0 multiplier is defaulted to 1.



Sample Command String

Parameter Byte	Hex Value	
1	83	Tag to Select Drive
2	XX	Bus Out is supplied by the program. (Service Drive only)
3	9B	Tag to set Head Address Register. Option Code 1001 is used so Bus Out is supplied from the Data Entry switches.
4	XX	Bus Out from CE switches.
5	AF	Tag to Sense Head Address Register (HAR). Option Code 1010 is used so received Bus In is transmitted to the Data Display lamps.
6	05	Bus Out for Sense HAR Tag
7	8C	Tag to set Difference Counter
8	FF	Bus Out value
9	8F	Tag to Sense Difference Counter
A	09	Bus Out for Sense Difference Counter
B	42	200 millisecond delay
C	64	
D	00	
E	00	
F	00	Filler for remaining parameter

The run control option '00' must be entered to begin program execution. The desired HAR value must be set in the Data Entry switches as soon as the '8C' message is displayed in the control lamps.

OPERATING PROCEDURE

- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 68 for parameter entry.



MLM0006 441235
MICFL 513-L
ERG
JFL-3/11/76

MLM0006 441235
MICFL 513-R
ERH
JFL-3/11/76

DESCRIPTION

Test 01. Head Disk Assembly Status

The purpose of Test 01 is to verify that when an HDA is cycled on for the first time, proper status is returned (0110 000x). The test also ensures that there are no outstanding attentions after issuing an Attention Reset to the drive.

Test 02. Access Timer Accuracy

The purpose of Test 02 is twofold:

- 1. To verify that an Access Timeout check comes on if a Seek Start is issued while the Access Control is forced into Zero mode.
- 2. To verify that correct status is produced by the Access Timeout condition. The Access Timer selects and times out in 180 milliseconds (± 40 milliseconds).

Test 03. Rezero Operation Verification

Test 03 verifies that the HDA is turning and that a servo signal is being detected. The test then verifies that the servo responds to a Rezero command with carriage movement.

Test 04. Rezero Operation Verification – From Outer Stop – Part 2

Test 04 forces the servo into Zero Mode with the carriage at the outer crash stop via a diagnostic Go Home command + reverse direction. The test then verifies the ability of the access mechanism to respond to a Rezero command and advance through the prescribed state sequence and return to Track Zero.

Test 05. Rezero From Track 0

Test 05 checks the ability of the access control to perform a Rezero operation initiated from Track 0. The servo is verified for initiating movement in the reverse direction and advancing through the prescribed states to return the carriage to Track 0.

Test 06. No Motion Seek

The purpose of Test 06 is to ensure that Seek Complete is present immediately after issuing a Seek Start with the HAR and Difference Counter both zero. This test verifies that an Attention is received when Polling Device Tag '82' is issued.

Test 07. Seek Movement – Basic

Test 07 verifies that a Seek Start command Difference Counter (D = 8) causes the servo to start carriage movement in the proper direction.

Test 08. Overshoot Check

Test 08 verifies the Overshoot Check Safety circuits via two methods.

Method 1:

With the carriage track following at Track Zero, a 1-track seek is initiated in the reverse direction to force the carriage into the outer guardband area. An Overshoot Check should result. Drive Check is verified and the reset conditions are checked after a Check Reset.

Method 2:

Method 2 issues a 128-cylinder Seek, resets the Difference Counter after a delay of 2.5 milliseconds, and tests that Overshoot Check does not become active before the third off-to-on transition of the track crossing pulses. Overshoot is tested for being active after this time along with Drive Check. The reset condition of these checks is also tested.

Test 09. Difference Counter Verification – Part 1

Test 09 sets the Difference Counter to 128 and issues a Forward Seek. The Difference Counter is sensed after each track crossing pulse to verify one decrement for each pulse received. If the Difference Counter does not compare to the Program Pulse Counter, then an error halt occurs. The 2nd, and 3rd bytes will contain the Received and Expected Difference Counter values, respectively.

Test 0A. Velocity Gain Calibration Check

Test 0A performs a 192-track Forward Seek operation and loops the test 10 times. The Access Control is monitored for accelerate-to-decelerate state advance and the Difference Counter is checked to be within specification at that time. Velocity gain is checked according to the operating range specifications (330 microsecond \pm 20 microsecond) between Difference Counter = 'A' and Difference Counter = '8'.

Test 0B. Overshoot Check

Test 0B forces an Overshoot Check by moving the access into the inner guardband by issuing four cylinder seeks until the ID pattern is found. This in turn forces an Overshoot Check.

Test 0C. Unsuppressible Register

Test 0C ensures that the Unsuppressible Register sets and resets correctly. In addition, the test verifies that the correct Bit Significant Device Address (BSDA) is returned when there is Normal or Unsuppressible polling.

This test is bypassed if the string switch feature is installed. The string switch Unsuppressible Register test is in routine B6, Test 4.

Test 0D. Set Read/Write

The purpose of Test 0D is to ensure that the set Read/Write Tag '85' operates error free and Normal End is received from the tag. Moreover, the test also verifies that Normal End resets after issuing a Response.

The test forces a Monitor Check, then verifies it can be set and reset.

Test 0E. Force No-PLO Input


The purpose of Test 0E is to ensure that No PLO Input and Missing Data Input errors can be forced on and reset. The test verifies that Controller errors are forced on by these errors.

Test 0F. Servo Off-Track Error Verification

Test 0F verifies that the Servo Off-Track error check logic is operable. This error generates a Drive Check, a Read/Write Capable/Enable, and a Read/Write Check. The test also verifies that Index Check is present when forcing the Servo Off-Track error.


OPERATING PROCEDURE


- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 72 for parameter entry.



MLM0006 441235
MICFL 633-L
EBA
JFL-3/11/76


MLM0006 441235
MICFL 633-R
EBB
JFL-3/11/76







MLM0006 441235
MICFL 637-L
EBD
JFL-33/11/76

MLM0006 441235
MICFL 637-R
EBE
JFL-3/11/76




MLM0006 441235
MICFL 639-L
EBF
JFL-3/11/76







MLM0006 441235
MICFL 641-R
EBH
JFL-3/26/76





MLM0006 441235
MICFL 643-R
EBK
JFL-3/11/76


MLM0006 441235
MICFL 643-L
EBJ
JFL-3/11/76










MLM0006 441235
MICFL 649-R
EBQ
JFL-3/11/76






MLW0006 441235
MICFL 653-L
EBT
JFL-3/26/76


MLW0006 441235
MICFL 653-R
EBU
JFL-3/26/76






MLM0006 441235
MICFL 655-L
EDW
JFL-5/11/76

MLM0006 441235
MICFL 655-R
EDW
JFL-5/11/76











HDA/CONTROL LOGIC TESTS – ROUTINE B8

B8 – TEST OF MICFL 665





MLM0006 441235
MICFL 667-L
EB8
JFL-3/11/76

DESCRIPTION

Routines B8 and B9 are dynamic servo tests. Routine B9 consists of seven tests designed to test the servo area in a progressive building-block fashion. Access positioning is verified by reading the Home Address (using Head 0) in all tests.

Test 01. **Rezero, Read Home Address**

Test 01 issues the Rezero command, testing to ensure that Busy becomes active, and then testing for Seek Complete. When Seek Complete is received, a test for Drive Check is made to ensure that no access errors have occurred. An Attention Reset is issued to reset Seek Complete and the Home Address is read to verify correct access positioning on cylinder 0. Test 01 is repeated 10 times before linking to Test 02 in normal operation.

Test 02. **Difference Counter Verification, Part 2**

Test 02 sets the Difference Counter with a sliding 1s pattern (1 to 256) and issues both a forward and a reverse Seek, starting with a 1-cylinder Seek. The Difference Counter is sensed after each track crossing pulse to verify one decrement for each pulse received. If the Difference Counter does not compare to the Program Pulse Counter, then an error halt occurs. This test links to Test 03 after a successful completion.

Test 03. **Incremental Seek (Increment = 1)**

Test 03 seeks from cylinder 0 to cylinder 11 and back to cylinder 0 in 1-cylinder increments. The access position is verified after each Seek by reading the Home Address with Head 0. A comparison is made between the actual status of Odd Track (bit 7 under data module sequence control) and the expected type of track (odd or even). An error stop occurs if a noncompare results. This test links to Test 04 when the access has returned to cylinder 0 in normal operation.

Test 04. **Incremental Seek (Increment = 2)**

Test 04 seeks from cylinder 0 to cylinder 22 and back to cylinder 0 in 2-cylinder increments. Conditions tested are identical to those in Test 03. This test links to Test 05 when the access has returned to cylinder 0 in normal operation.

Test 05. **Incremental Seek (Increment = 70)**

Test 05 seeks from cylinder 0 to cylinder 560 and back to cylinder 0 in 70-cylinder increments. Conditions tested are identical to those in Test 03. This test links to Test 06 when the access has returned to cylinder 0 in normal operation.

Test 06. **Incremental Seek (Increment = 280)**


Test 06 seeks from cylinder 0 to cylinder 560 and back to cylinder 0 in 280-cylinder increments. Conditions tested are identical to those in Test 03. This test links to Test 07 when the access has returned to cylinder 0 in normal operation.


Test 07. **Incremental Seek (Increment = 560)**

Test 07 seeks from cylinder 0 to cylinder 560 and back to cylinder 0 in one 560-cylinder increment. Conditions tested are identical to those in Test 03. This test links to routine AE when the access has returned to cylinder 0 in normal operation.

OPERATING PROCEDURE




- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 72 for parameter entry.






MLM0006 441235
MICFL 685-L
EYC
JFL-3/11/76


MLM0006 441235
MICFL 685-R
EYD
JFL-3/11/76





MLM0006 441235
MICFL 687-L
EYE
JFL-3/11/76


MLM0006 441235
MICFL 687-R
EYF
JFL-3/11/76





MLM0006 441235
MICFL 691-L
EYI
JFL-3/26/76






MLM0006 441235
MICFL 695-L
EYL
JFL-3/11/76


DYNAMIC SERVO TESTS – ROUTINE B9

B9 – TEST 05 MICFL 697




MLM0006 441235
MICFL 697-L
EYM
JFL-3/11/76

MLM0006 441235
MICFL 697-R
EYM
JFL-3/11/76




MLM0006 441235
MICFL 699-L
EYO
JFL-3/11/76

MC0697	2359348	441235				
Seq. 2 of 2	Part No.	28 May 76				



MLM0006 441235
MICFL 701-L
EYP
JFL-3/11/76


MLM0006 441235
MICFL 701-R
EYQ
JFL-3/11/76



MLM0006 441235
MICFL 703-L
EYR
JFL-3/11/76


DYNAMIC SERVO TESTS – ROUTINE B9

B9 – TEST 07 MICFL 705



MLM0006 441235
MICFL 705-L
EYS
JFL-3/11/76

MLM0006 441235
MICFL 705-R
EYT
JFL-3/11/76



MLM0006 441235
MICFL 707-L
EYU
JFL-3/11/76



DESCRIPTION

Routine BA analyzes Head/Disk Assembly (HDA) sequencer failures by examining certain bits in the error status bytes in a prescribed sequence. Unique error numbers are produced, based upon the values contained within these bytes. Refer to the routine flowchart for detailed sequence of analysis of specific bytes/bits.



Sense Status 1	Tag '8F'	Bus '83'	(Drive Checks Status)
Sense Status 2	Tag '8F'	Bus '43'	(HDA Sequence Control)
Sense Status 3	Tag '8F'	Bus '23'	(Load Switch Status)
Sense Satus 4	Tag '8F'	Bus '13'	(Access Status)

OPERATING PROCEDURE

- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 76 for parameter entry.



MLM0006 441235
MICFL 713-R
EX2
JFL-3/16/76



MLM0006 441235
MICFL 715-R
EX4
JFL-3/12/76

DESCRIPTION


Routine BD attempts to force the servo mechanism into mechanical resonance. The test resets the drive, Rezeroes the servo, then initiates a series of forward/reverse seeks from cylinder 0 to cylinder 'nnn'. The variable seek length that may be specified by the CE is equal to 'nnn'. The default value = 007. The delay time ('0C') is varied from receipt of Access Status to the following Seek Start operation. The delay time ranges from 7.0 milliseconds to 10.0 milliseconds in 0.1 millisecond increments. If no Servo Off-Track errors are encountered, the program repeats the process between cylinders 560 and cylinder 560-nnn. A total of 400 Seek operations are executed at each delay time value (200 forward, 200 reverse).


There are 30 unique delay values used at each of 2 regions (outer, inner), for a total of 24,000 Seek operations. The program overhead is approximately 41 microseconds from receipt of Access Status ('0C') until the next Seek Start operation (rise of Tag Gate). This overhead is not included in the posted delay values, but is in addition to them.

Optional parameter entry may be used to force the program to use only one delay value, specify the seek length to be used, and specify the starting delay value.

OPERATING PROCEDURE

- Refer to MICRO 10 and 11 for standard operating procedures.
- Refer to microdiagnostic reference charts starting on MICRO 84 for parameter entries.





MLM0006 441235
MICFL 815-L
EX7
JFL-3/12/76

MC0815	2359509	441235	441237	441239	441240	441241
Seq. 1 of 2	Part No.	28 May 76	1 Mar 77	15 Jun 79	30 May 80	29 Aug 80

DESCRIPTION

Prerequisites

- The CTL Interface Bringup Program must be run from the storage control. For S/370 Model 135 run instructions, refer to 370/135 Failure Analysis manual page IFA-312. For S/370 Models 115 and 125, refer to System CTM Section 17. For 4331 refer to STM page 4400.
- The 3880 Storage Control does not use the CTL interface bring up program. Use the 3880 storage control MLX entry 1 from the 3340 to run the 3880 wrap test.
- Storage control must be operational.
- The controller must be capable of a Power-On Reset. (One indicator of a successful Power-On Reset = Parity Check lights on CE Panel are off.)

Purpose of the Tests

- Test 1A – Faulty Bus In/Control lines test.
Tests for active bits on Bus In and active interface lines.
- Test 1B – Missing Bus In test.
- Test 2 – Tag Bus/Bus Out test.
Cycles patterns on Bus Out or Tag Bus to find open or faulted lines.
- Test 3 – Control lines test.
Tests three basic control lines for operational status:
- Select Hold
Tag Gate
Recycle

Test 1A – Bus In/Control Lines Test

This test cycles continually until stopped by manual intervention. The test samples Control Interface Bus In and up to six control lines on the control interface. If any lines are found to be active while the controller is in a reset state, an error occurs and the active lines are displayed. Testing can be accomplished with the controller selected, or not selected, as determined by parameter entry (see the Parameter Table on MICFL 861). It is recommended that the test first be run without selecting a controller. Under this condition, the unselected bits on Bus In are sampled as well as the following control lines:

Selected Alert 1
Select Active
Sync In

Normal End
Check End
Tag Valid

If the select controller option is chosen, Bus In is sampled while selected and all of the above control lines are tested with the exception of Select Active.

OPERATION 3830/ISC ONLY

Perform the General Operating Procedures on MICFL 861 and return here.

ERROR CODES

Errors are indicated in the 3830-2/ISC Address/Check/Program Display lamps. Ignore the Register/Storage Display lamps.

F1XX=Control line active lamps 8 through 15 identify the active control line.
Resolve these errors before continuing with test 1B. See CTL-I 101 (3340).

Lamp No.	Control Line
8	Selected Alert 1
9	Select Active
10	Sync In
11	Not used
12	Normal End
13	Check End
14	Tag Valid
15	Not used

F2XX=Bus In active lamps 8 through 15 identify the active bit(s).
Resolve these errors before continuing with test 1B. See CTL-I 102 (3340).

Lamp No.	Bus In Bit
8	0
9	1
10	2
11	3
12	4
13	5
14	6
15	7

To clear error indications, to stop the test, or to change parameters, operate the 3830-2/ISC Execute switch.

Test 1B – Bus In Test

This test provides a procedure to test for missing bits on Bus In. The data register, which is nominally reset to all bits on (FF), is forced onto Bus In. Correct operation causes a display of 'F2FF' where 'FF' is the Bus In value. Any other value would indicate a missing bit. For example, a display of 'F2F7' would mean a missing bit 4.

OPERATION 3830/ISC ONLY

Perform the General Operating Procedures on MICFL 861 and return here.

With the test running:

1. Momentarily ground +Not Index Data Good A2Q2D10 (BH160) to force –Read Mode Ctl Latch on.
2. Install a jumper from one of the following pins to ground (D08), depending on the machine.
 - a. Basic Machine
+Contrlr Poll Op 02 A2G2J12 (BH160) to force –BI Gated.
 - b. String switch (Interface A)
+CE Connect A, A2D2S08 (BM170).
Note: Disable Interface B (3340 PANEL 10).
 - c. String switch (Interface B)
+CE Connect B, A2E2S08 (BN170).
Note: Disable Interface A (3340 PANEL 10).
3. Observe that the 3830-2/ISC display should equal 'F2FF'.
4. If display does not equal 'F2FF', verify –Read Mode Ctl. Scope A2P2S04 (BG150) for a –level (MST-1). If not minus, replace A2P2.
5. If 'F2XX' is not displayed, verify setup (Steps 1 and 2).
6. If 'F2XX' is displayed where XX ≠ FF, be sure that cards, flat cables and interface cables are properly seated. The display continuously indicates the state of Bus In so that it can be determined if a fix is effected (Display = 'F2FF'). If this action is not successful, scope the NPL Bus In lines as shown on 3340 CTL-I 105 (CTL-I 115 for SWFE) for a static +level NPL.
7. Remove the jumper installed in Step 2 above.
8. Reset the Read Mode Ctl latch by either of the following:
 - a. Ground to D08 –Read Mode Ctl A2P2S04 (BG150) or

- b. Power off; then power on the controller
9. To stop the test, or to change parameters, operate the 3830-2/ISC Execute switch.

Test 2 – Tag Bus/Bus Out Test

This test is designed to cycle any two patterns on Tag Bus or Bus Out. The parameters entered determine whether Tag Bus or Bus Out is to be tested and the pattern to be used (see the Parameter Table on MICFL 861). The test cycles in the following manner:

- Pattern 1 is placed on either Tag Bus or Bus Out.
- Tag Gate is raised and held active for 6.4 microseconds.
- Tag Gate is dropped and held down for 2 microseconds.
- Pattern 2 is placed on either Tag Bus or Bus Out.
- Tag Gate is again raised and held active for 6.4 microseconds.
- Tag Gate is dropped and held down for 2.6 microseconds before pattern 1 is recycled.

The test cycles indefinitely until stopped by operating the 3830-2/ISC Execute switch once, or Stop, Reset and Start.

Test 2 does not produce any error indications, as it is intended for scoping purposes only.

Perform the General Operating Procedures on MICFL 861 and return here.

To stop the test, or to change parameters, operate the 3830-2/ISC Execute switch.

Test 3 – Control Lines Test

This test allows the following control lines to cycle for scoping purposes:

Select Hold
Tag Gate
Recycle

This test loops continually until stopped by manual intervention. No errors are displayed. Control line selection is by parameter entry (see the Parameter Table on MICFL 861).

Perform the General Operating Procedures on MICFL 861 and return here.

To stop the test, or to change parameters, operate the 3830-2/ISC Execute switch.

GENERAL OPERATING PROCEDURE

Prerequisites

- Vary the 3340 file subsystem (including the 3830-2/ISC) offline.
- Perform a Power-On Reset to the controller to be tested.
Caution: Do not use the Execute switch on the controller. This routine must be executed from the 3830-2/ISC CE Panel only.

Run Procedure

The following steps are performed from the 3830-2/ISC CE Panel:

1. Set Operation Mode switch to CE Normal position.
2. Operate Stop/SI switch once.
Caution: Before stopping the 3830-2/ISC, be sure the customer has terminated his operations on the subsystem and it is varied offline.
3. Operate Reset switch.
4. Insert the 3340 or 3344 microdiagnostic disk in the 23FD MPL file.
5. Operate the IMPL switch and check that the MPL Power-on lamp turns on.
6. When the MPL Power-on lamp goes off, turn the Enter/Display switch to the IAR position.
The Address/Check Program display lamps should indicate '0048' when the Clock Stopped lamp is off. If the 3830-2/ISC is stopped with the Stop/SI switch, the program loops between addresses '0008' and '0040'. This can be verified by repeated operation of the Stop/SI switch. If the display lamps agree with the above values, go to Step 7.
If the display lamps fail to give the above indications, one of the following errors probably occurred:
 - a. Wrong disk was inserted in the 23FD MPL file.
 - b. There was an IMPL error. Check the Clock Stopped and Check 1 lamps.
 - c. There was an active CE Alert line from the 3340 controller. Verify that the Execute Request lamp is off on the 3340 controller CE Panel. If it is on, power-off and then power-on the 3340 controller and return to Step 5.
7. If the Clock Stopped lamp is on, operate the 3830-2/ISC CE Panel Start switch.

8. Set the Enter/Display switch to the Program Data Entry/Display position.
9. Enter four parameters by placing each parameter in the Data Entry switches, then operating the Execute switch.

a. For Test 1A:

Parameter	1 = 01	Test 1
	2 = 00	Not Select or
	01	Select
	3 = 00	Not Select or
		Select
		Ctrl Addr
		Enter
	0	00
	1	20
	2	40
	3	60

4 = 00

b. For Test 1B:

Parameter	1 = 01	Test 1
	2 = 00	Not Select
	3 = 00	
	4 = 00	

c. For Test 2:

Parameter	1 = 02	Test 2
	2 = 00	Tag Bus or
	= 01	Bus Out
	3 = XX	Pattern No. 1 to be placed on Tag Bus or Bus Out
	4 = XX	Pattern No. 2 to be placed on Tag Bus or Bus Out

d. For Test 3:



Parameter	1 = 03	Test 3
	2 = 40	Tag Gate
	= 80	Select Hold
	= C0	Tag Gate and Select Hold
	= F0	Recycle
	3 = XX	Enter any number
	4 = XX	Enter any number

Note: If incorrect parameters are entered or control is lost, the program can be reinitialized by operating the Stop/SI, the Reset, and Start switches. This returns the test to the 2-word loop described in Step 6.

10. To verify the test is running correctly:
 - a. Turn the Enter/Display switch to IAR.
 - b. The Address/Check/Program display should contain '00FC' (program running).
11. Return to the specific test operation on MICFL 860.

PARAMETER TABLE

Parameter	Test	Parameter Description	Value	Comments
1		Test number used to select Test 1, 2, or 3.	01 = Test 1 02 = Test 2 03 = Test 3	All other values cause unpredictable results.
2	1	Select/Not Select controller	00 = Not Select 01-FF = Select	Run Test 1 not selected to test for active Select Active line.
	2	Set Tag Bus or Bus Out.	00 = Tag Bus 01 = Bus Out	All other values cause unpredictable results.
	3	Select control line.	40 = Tag Gate 80 = Select Hold C0 = Tag Gate and Select Hold F0 = Recycle	All other values cause unpredictable results.
3	1	Controller address (if parameter 2 is nonzero).	Ctrl Addr 00 = 0 20 = 1 40 = 2 60 = 3	Controller address must be known and proper address entered in order to select.
	2	Pattern No. 1 to be placed on Bus Out or Tag Bus.	00 through FF	Any pattern can be cycled on Bus Out. Bits 1, 2, and 3 not used on Tag Bus.
	3	Not used in this test, but must be entered.	00 through FF	Enter any number in Test 3.
4	1	Not used in this test, but must be entered.	00 through FF	Enter any number in Test 1.
	2	Pattern No. 2 to be placed on Bus Out or Tag Bus.	00 through FF	Any pattern can be cycled on Bus Out. This can be the same or different from Pattern 1. Bits 1, 2, and 3 not used on Tag Bus.
	3	Not used in this test, but must be entered.	01 through FF	Enter any number in Test 3.





MLM0006 441235
MICFL 863-L
ETA
JFL-3/12/76

MLM0006 441235
MICFL 863-R
ETB
JFL-3/12/76

CONTROL INTERFACE BRINGUP – ROUTINE HC

HC – CTL-I BRINGUP MICFL 865



MLM0006 441235
MICFL 865-R
ETD
JFL-3/16/76

