


MULTI LINE UNIT

DLV 11 J

V 900.610




**Periphere
Computer Systeme GmbH**

Vier-Kanal asynchrones, serielles-Interface

Die DLV 11-J dient als Interface zwischen 4 asynchronen, seriellen Kommunikationskanälen und dem Q-Bus im SII Rechner. Es führt Seriell/Parallel- und Parallel/Seriell-Datenkonversionen mit je einem universellen asynchronen Empfänger/Sender (UART) pro Kanal durch. Der UART enthält alle Sender- und Empfängerfunktionen. Der Empfänger führt die Seriell/Parallel-Konversion von 7- oder 8-Bit-Codes durch, die Zeichen erscheinen im Datenpuffer rechtsbündig ohne Start-, Stop- und Paritätsbits. Der Sender führt die Parallel/Seriell-Konversion der Daten, die vom Q-Bus kommen aus und versieht diese mit Start-, Stop- und Paritätsbits. Die PCS 900610 enthält 16 Device-Register, die vom Programm individuell adressiert werden können.

PCS 900.610



Für jeden Kanal (0-3) gibt es die
Empfangs-Kontroll/Status-Register (RCSR)
Empfangsbuffer (RBUF)
Sende-Kontroll/Status-Register (XCSR)
Sendebuffer (XBUF).

Technische Daten:

- Vier unabhängige serielle Kanäle in einem Bus-Device
- Kompatibilität mit serieller EIA RS-232C und RS-423, AS 422 oder 20 mA Linienstrom (abhängig von Kanalkonfiguration und Kabelauswahl)
- Alle Kanäle können unabhängig voneinander konfiguriert werden:
intern quartzgesteuerte Baud-Raten:
150, 300, 600, 1200, 2400, 4800, 9600, 19200 oder 38400 Baud
- extern gesteuerte Baud-Rate

Zeichenformate:

- 7 oder 8 Datenbits, 1 oder 2 Stopbits, bei Bedarf Parität (ungerade oder gerade)
- Kanal 3 kann der Systemkonsole zugeordnet werden
- Bei Empfang eines „breaks“ auf Kanal 3 kann der Prozessor in den Halt-Mode gehen oder einen Bootstrap durchführen.
- Hard- und Software äquivalent zu vier PCS 900615.

Größe Dual Slot
Stromversorgung + 5V / 1A
+ 12V/0,25A
normierte Busbelastung 1.0 AC, 1.0 DC

Option

Linienstrom-Pegelwandler für 4 Kanäle.
Umsetzung von V24 auf 20mA Linienstrom (bis 9600 Baud)

MILTI LINE UNIT

DLV 11 J

D 900.610

Beschreibung siehe:

Microcomputer Interfaces Handbook

DLV11-J

Four Asynchronous Serial Interfaces

900.610

Allgemeines

Die DLV11-J dient als Schnittstelle zwischen 4 asynchronen, seriellen I/O-Geräten mit V24-Anschluß und dem LSI11-Bus (Q-Bus).

Werden 20 mA Stromschleifen benötigt, so ist ein zusätzlicher Konverter (DLV11-KA) zu installieren.

Features

- Vier unabhängige serielle Kanäle in einem Bus-Device
- Kompatibilität mit serieller EIA RS-232C und RS-423, AS-422 oder 20 mA Stromschleife (abhängig von Kanalkonfiguration und Kabelauswahl)
- Alle Kanäle können unabhängig voneinander konfiguriert werden:
für quarzgesteuerte Baud-Raten:
150, 300, 600, 1200, 2400, 4800, 9600, 19200 oder 38400 Bits pro Sekunde. Bei Anwendung der DLV11-KA Option sind 110 Bit/s verfügbar
für Zeichenformate:
7 oder 8 Datenbits, 1 oder 2 Stopbits, bei Bedarf Parität (ungerade oder gerade)
- Kanal 3 kann dem Bildschirminterface gewidmet werden.
- Kanal 3 kann bei Empfang eines 'breaks' entweder in den Halt-Mode gehen oder einen Bootstrap durchführen (auch keine Antwort ist möglich).
- Hard- und Softwareäquivalenz mit vier DLV11en

Spezifikationen

Identifikation	M8043
PCS-Nummer	900.610
Größe	Double Slot
Stromversorgung	+ 5V / 1 A +12V / 0,25A
normierte Busbelastung	1,0 AC, 1,0 DC

Funktionsbeschreibung

Die DLV11-J dient als Interface zwischen 4 asynchronen, seriellen Kommunikationskanälen und dem Q-Bus. Sie führt Seriell/Parallel- und Parallel/Seriell-Datenkonversionen mit einem universellen asynchronen Empfänger/Sender (UART) pro Kanal durch. Der UART enthält alle Sender- und Empfängerfunktionen. Der Empfänger führt die Seriell/Parallel-Konversion von 7- oder 8-Bit-Codes durch, die Zeichen erscheinen im Datenpuffer rechtsbündig ohne Start-, Stop- und Paritätsbits. Der Sender führt die Parallel/Seriell-Konversion der Daten, die vom LSI11-Bus kommen, aus und versieht diese mit Start-, Stop- und Paritätsbits.

Register

Allgemeines


Das folgende Kapitel enthält die für den Programmierer erforderliche Information über die Bedeutung der einzelnen Register und ihrer Bits.

Die DLV11-J enthält 16 Device-Register, die vom Programm individuell adressiert werden können. Für jeden Kanal (0-3) gibt es die Empfangs-Kontroll/Status-Register (RCSR)


Empfangsbuffer	(RBUF)
Senden-Kontroll/Status-Register	(XCSR)
Sendebuffer	(XBUF)

Über die Wire-Wrap-Jumpers läßt sich eine Basisadresse erzeugen. Dies ist das RCSR im Kanal 0.

Bild 1 zeigt das Format der Device-Adresse sowie das Vektorformat.



Kanal-Wahl:	Adresse	Kanal	Register-Wahl:	Adresse	Register
	00	0		00	RCSR
	01	1		01	RBUF
	10	2		10	XCSR
	11	3		11	XBUF



STANDARD = 1

XZU1 = 1

XZU0 = 0 mit Konsole

keine Verb. = 0 ohne Konsole

Bild 1

Die verbleibenden Device-Adressen folgen in 16 aufeinanderfolgenden Wortadressen. Es ist jedoch möglich, die letzten vier Adressen (Kanal 3) unabhängig dem Bildschirmterminal zuzuordnen. In diesem Falle wird die Adresse 177560-177566 sein. Soll ein Bildschirm betrieben werden, so muß die Device-Basis-Adresse eine der folgenden sein:

176500, 176540, 177500

Bild 2 zeigt die allgemeine Adreßbelegung,
Bild 3 die Standardadressen.

Adresse	Device-Register	zugeordneter Vektor
	Kanal 0	
Basis-Adresse (BA)	RCSR	Basis-Vektor (BV)
BA+2	RBUF	
BA+4	XCSR	BV+4
BA+6	XBUF	
	Kanal 1	
BA+10	RCSR	BV+10
BA+12	RBUF	
BA+14	XCSR	BV+14
BA+16	XBUF	
	Kanal 2	
BA+20	RCSR	BV+20
BA+22	RBUF	
BA+24	XCSR	BV+22
BA+26	XBUF	
	Kanal 3	
177560	RCSR	60
177562	RBUF	
177564	XCSR	64
177566	XBUF	


} Konsole

Adresse	Register	Vektor	
176500	RCSR	300	Kanal 0
176502	RBUF		
176504	XCSR	304	
176506	XBUF		
176510	RCSR	310	Kanal 1
176512	RBUF		
176514	XCSR	314	
176516	XBUF		
176520	RCSR	320	Kanal 2
176522	RBUF		
176524	XCSR	324	
176526	XBUF		
176560	RCSR	60	Kanal 3
176562	RBUF		
176564	XCSR	64	
176566	XBUF		

Bild 3


Es gibt 4 Wortformate, eines für jedes Device-Register innerhalb eines Kanals, die im folgenden beschrieben sind.

Receive Control/Status-Register




Bit	Beschreibung
8/15	Nicht benötigt. Beim Schreiben = Ø
7	Receiver Done. Wird gesetzt, wenn ein vollständiges Zeichen empfangen wurde und für die Eingabe in den Prozessor bereit ist. Das Bit wird automatisch gelöscht, wenn RBUF gelesen wird, BINITL angelegt wird oder das Bit Reader Enable gesetzt ist. Read Only Bit. Wenn das Bit 6 des RCSR gesetzt ist, bewirkt das Setzen des Bits 7 den Einsprung in eine Interrupt-Sequenz.
6	Receiver Interrupt Enable. Wird unter Programmkontrolle im Falle einer Receiver Interrupt Anforderung gesetzt (wenn ein Zeichen zur Übertragung in den Prozessor bereit ist). Wird gelöscht durch das Programm oder durch BINIT. Read/Write Bit.
1-5	Nicht benötigt. Beim Lesen = Ø
Ø	Reader Enable. Indem man dieses Bit setzt, geht der Lochstreifenleser am LT33-Terminal um ein Zeichen weiter. Durch das Setzen wird das Done-Bit (Bit 7) gelöscht. Write Only Bit.
Die Benutzung dieses Bits setzt das Vorhandensein der DLV11-KA-Option voraus.	

Receive Buffer



Bit	Beschreibung
15	Channel Error Status. Logisches 'OR' aus Bit 14,13 und 12. Read Only Bit.
14	Overrun Error. Wenn dieses Bit gesetzt ist, wird angezeigt, daß das Lesen eines Datums vor dem Senden eines neuen nicht beendet wurde. Wird durch BINIT gelöscht. Read Only Bit.
13	Framing Error. Das gesetzte Bit zeigt beim gelesenen Zeichen ein ungültiges Stop-Bit an. Wird durch BINIT gelöscht. Read Only Bit.
12	Parity Error. Die empfangene Parität stimmt nicht mit der erwarteten überein, wenn dieses Bit gesetzt ist. Falls das Device ohne Parität betrieben wird, ist dieses Read Only Bit immer Ø.
8-11	Nicht benötigt. Beim Lesen = Ø
Ø-7	Daten-Bits. Enthält 7 oder 8 Bits rechtsbündig. Read Only Bits.

Transmit Control/Status-Register



Bit	Beschreibung
8-15	Nicht benötigt. Beim Lesen = Ø
7	Transmit Ready. Wird gesetzt, wenn XBUF leer ist und ein neues Zeichen übertragen werden kann. Es wird ebenfalls durch INIT während einer Power-Up-Sequenz oder während einer Reset-Instruction gesetzt. Read Only Bit. Wenn das Transmitter Interrupt Enable Bit (Bit 6) gesetzt ist, bewirkt das Setzen des Transmit Ready Bits eine Interrupt-Sequenz.
6	Transmit Interrupt Enable. Wenn es erforderlich wird, eine Transmit Interrupt Anforderung zu generieren, wird dieses Bit unter Programmkontrolle gesetzt. Während Power-Up oder Init-Function wird dieses Bit gelöscht. Read/Write Bit.
1-5	Nicht benötigt. Beim Lesen = Ø
Ø	Transmit Break. Wird unter Programmkontrolle gesetzt oder gelöscht. Wenn es gesetzt ist, wird eine zusammenhängende Leerzeichenkette übertragen. Transmit Done und Transmit Interrupt können jedoch weiter benutzt werden. Im gelöschten Zustand kann eine normale Zeichenübertragung stattfinden. Wird durch BINIT gelöscht. Read/Write Bit.

Einstellungen

Das folgende Kapitel beschreibt, wie der Anwender das Modul entsprechend seinem System und seiner Anwendung einstellen kann. Register-Adressen, Vektor, Übertragungs- und Interface-Funktionen sind durch Brücken einstellbar. Die Standard-adreß- und Vektoreinstellung enthält nachfolgende Tabelle, ebenso die der Brücken und deren Position.

R = entfernt
J = eingesetzt

UART-Funktionen

Die Funktion des UARTs (universeller asynchroner Empfänger und Sender) werden durch die Brücken D, S, P und E eingestellt - gemäß folgender Tabelle.

Bezeichnung	Kanal Parameter	X ZU 0	X ZU 1	Bemerkungen
D	Nr. Datenbits	7	8	LSB zuerst übertragen
S	Nr. Stopbits	1	2	
P	Parität	Parität	keine	Nur wenn P = 0
E	gerade Parität	Ungerade erwartet	Gerade erwartet	

Die Baud-Rate wird folgendermaßen eingestellt.

Bezeichnung	Baud-Rate	Brücke
U	150	nach 0, 1, 2, 3 (0, 1, 2, 3 = Kanäle)
T	300	"
V	600	"
W	1 200	"
Y	2 400	"
L	4 800	"
N	9 600	"
K	19 200	"
Z	38 400	"

Zur Einstellung der Signalform bei den verschiedenen Baud-Raten sind folgende Widerstände nötig:

38,4 KB	22 K	R10 für CH0 und CH1
19,2 KB	51 K	
9,6 KB	120 K	
4,8 KB	200 K	
2,4 KB	430 K	
1,2 KB	820 K	
600 KB	1 M	R23 für CH2 und CH3
300 KB	1 M	
150 KB	1 M	
110 KB	1 M	

Bei Benutzung des Kanals 3 als Konsolenkanal läßt sich ein 'Break' folgendermaßen verarbeiten:


Boot Brücke X nach B
Halt Brücke X nach H
keine Antwort keine Brücke

Schnittstellenfunktionen

Die Art der seriellen Schnittstelle wird durch die folgende Tabelle bestimmt:


Brücke	EIA RS-422	EIA RS-232C, RS-423	20mA Stromschleife mit DLV11-KA
MØ-3	X nach 2	X nach 3	X nach 3
NØ-3	X nach 2	X nach 3	X nach R
Anschluß Wider- stand (einer pro Kanal)	100 1/4W		
Signal- formung (einer pro Paar)		nach obiger Tabelle	
Fuse 1			1,0 A Pico Fuse

Bild 4 zeigt das Schlatbild eines typischen Interfaces.



NOTES

- ① R_X IS INSTALLED WHEN CHANNEL IS CONFIGURED FOR EIA RS 422 OPERATION (100 Ω , 1/4 W NON WIPE WOUND)
 $R30$ - CHANNEL 0
 $R31$ - CHANNEL 1
 $R32$ - CHANNEL 2
 $R33$ - CHANNEL 3
- ② R_Y IS CHOSEN FOR PROPER SLEW RATE WHEN CHANNEL IS CONFIGURED FOR EIA RS 232C/RS 423 OPERATION
 $R10$ SETS SLEW RATE FOR CHANNELS 0 AND 1
 $R23$ SETS SLEW RATE FOR CHANNELS 2 AND 3



NOTES:
 1. 1-0-206A-10 2
 2. 1-0-206A-10 2
 3. 1-0-206A-10 2
 4. 1-0-206A-10 2
 5. 1-0-206A-10 2
 6. 1-0-206A-10 2
 7. 1-0-206A-10 2
 8. 1-0-206A-10 2

UART PARAMETERS	N-B	7 BITS	8 BITS	9 BITS	COMMENTS
D DATA BITS	7	8	9		DATA BITS
S STOP BITS	1	1	2		STOP BITS
P PARITY	0	1	2		PARITY
E EVEN PARITY	0	1	2		EVEN PARITY
EN ENABLED	0	1	2		ENABLED
ONLY WHEN P.N.O.					ONLY WHEN P.N.O.

K5: UART LOGIC

THIS 4 SERIAL LINE PER. CTR. D5-000000-01 C

DATE 10-1-77

3

4

5

6

7

8

2 DUA ME 043 - C - 0

SIDE 2

13015

But I am not a
man of letters. I am
a man of action. I
am a man of the
people. I am a man
of the world. I am
a man of the future.
I am a man of the
present. I am a man
of the past. I am
a man of the world.
I am a man of the
future. I am a man
of the present. I am
a man of the past.

SERIAL LINE

44


NOTES:
 1. DRAIN PIPES TO BE ENCLOSED WITHIN 1/2" FROM END OF CABLE JACKET TO POINT WHERE THEY ENTER CONTACTS. DRAIN PIPES ARE CUT FLUSH WITH JACKET.
 2. AT JUNCTIONS, WIRE SHALL BE CUT FLUSH WITH JACKET.
 3. AT JUNCTIONS, WIRE SHALL BE CUT FLUSH WITH JACKET.
 4. WIRE SHALL BE CUT FLUSH WITH JACKET.
 5. WIRE SHALL BE CUT FLUSH WITH JACKET.
 6. WIRE SHALL BE CUT FLUSH WITH JACKET.
 7. WIRE SHALL BE CUT FLUSH WITH JACKET.
 8. WIRE SHALL BE CUT FLUSH WITH JACKET.
 9. WIRE SHALL BE CUT FLUSH WITH JACKET.
 10. WIRE SHALL BE CUT FLUSH WITH JACKET.
 11. WIRE SHALL BE CUT FLUSH WITH JACKET.
 12. WIRE SHALL BE CUT FLUSH WITH JACKET.
 13. WIRE SHALL BE CUT FLUSH WITH JACKET.
 14. WIRE SHALL BE CUT FLUSH WITH JACKET.
 15. WIRE SHALL BE CUT FLUSH WITH JACKET.
 16. WIRE SHALL BE CUT FLUSH WITH JACKET.

LEGEND

NUMBER	QTY	UNIT	QTY	UNIT
1	1	PCB	1	PCB
2	1	PCB	1	PCB
3	1	PCB	1	PCB
4	1	PCB	1	PCB
5	1	PCB	1	PCB
6	1	PCB	1	PCB
7	1	PCB	1	PCB
8	1	PCB	1	PCB
9	1	PCB	1	PCB
10	1	PCB	1	PCB
11	1	PCB	1	PCB
12	1	PCB	1	PCB
13	1	PCB	1	PCB
14	1	PCB	1	PCB
15	1	PCB	1	PCB
16	1	PCB	1	PCB

WIRE TABLE

NO.	DESCRIPTION	FROM	TO	REMARKS
1	WIRE	PCB 1	PCB 2	WIRE
2	WIRE	PCB 2	PCB 3	WIRE
3	WIRE	PCB 3	PCB 4	WIRE
4	WIRE	PCB 4	PCB 5	WIRE
5	WIRE	PCB 5	PCB 6	WIRE
6	WIRE	PCB 6	PCB 7	WIRE
7	WIRE	PCB 7	PCB 8	WIRE
8	WIRE	PCB 8	PCB 9	WIRE
9	WIRE	PCB 9	PCB 10	WIRE
10	WIRE	PCB 10	PCB 11	WIRE
11	WIRE	PCB 11	PCB 12	WIRE
12	WIRE	PCB 12	PCB 13	WIRE
13	WIRE	PCB 13	PCB 14	WIRE
14	WIRE	PCB 14	PCB 15	WIRE
15	WIRE	PCB 15	PCB 16	WIRE
16	WIRE	PCB 16	PCB 17	WIRE
17	WIRE	PCB 17	PCB 18	WIRE
18	WIRE	PCB 18	PCB 19	WIRE
19	WIRE	PCB 19	PCB 20	WIRE
20	WIRE	PCB 20	PCB 21	WIRE
21	WIRE	PCB 21	PCB 22	WIRE
22	WIRE	PCB 22	PCB 23	WIRE
23	WIRE	PCB 23	PCB 24	WIRE
24	WIRE	PCB 24	PCB 25	WIRE
25	WIRE	PCB 25	PCB 26	WIRE
26	WIRE	PCB 26	PCB 27	WIRE
27	WIRE	PCB 27	PCB 28	WIRE
28	WIRE	PCB 28	PCB 29	WIRE
29	WIRE	PCB 29	PCB 30	WIRE
30	WIRE	PCB 30	PCB 31	WIRE
31	WIRE	PCB 31	PCB 32	WIRE
32	WIRE	PCB 32	PCB 33	WIRE
33	WIRE	PCB 33	PCB 34	WIRE
34	WIRE	PCB 34	PCB 35	WIRE
35	WIRE	PCB 35	PCB 36	WIRE
36	WIRE	PCB 36	PCB 37	WIRE
37	WIRE	PCB 37	PCB 38	WIRE
38	WIRE	PCB 38	PCB 39	WIRE
39	WIRE	PCB 39	PCB 40	WIRE
40	WIRE	PCB 40	PCB 41	WIRE
41	WIRE	PCB 41	PCB 42	WIRE
42	WIRE	PCB 42	PCB 43	WIRE
43	WIRE	PCB 43	PCB 44	WIRE
44	WIRE	PCB 44	PCB 45	WIRE
45	WIRE	PCB 45	PCB 46	WIRE
46	WIRE	PCB 46	PCB 47	WIRE
47	WIRE	PCB 47	PCB 48	WIRE
48	WIRE	PCB 48	PCB 49	WIRE
49	WIRE	PCB 49	PCB 50	WIRE
50	WIRE	PCB 50	PCB 51	WIRE
51	WIRE	PCB 51	PCB 52	WIRE
52	WIRE	PCB 52	PCB 53	WIRE
53	WIRE	PCB 53	PCB 54	WIRE
54	WIRE	PCB 54	PCB 55	WIRE
55	WIRE	PCB 55	PCB 56	WIRE
56	WIRE	PCB 56	PCB 57	WIRE
57	WIRE	PCB 57	PCB 58	WIRE
58	WIRE	PCB 58	PCB 59	WIRE
59	WIRE	PCB 59	PCB 60	WIRE
60	WIRE	PCB 60	PCB 61	WIRE
61	WIRE	PCB 61	PCB 62	WIRE
62	WIRE	PCB 62	PCB 63	WIRE
63	WIRE	PCB 63	PCB 64	WIRE
64	WIRE	PCB 64	PCB 65	WIRE
65	WIRE	PCB 65	PCB 66	WIRE
66	WIRE	PCB 66	PCB 67	WIRE
67	WIRE	PCB 67	PCB 68	WIRE
68	WIRE	PCB 68	PCB 69	WIRE
69	WIRE	PCB 69	PCB 70	WIRE
70	WIRE	PCB 70	PCB 71	WIRE
71	WIRE	PCB 71	PCB 72	WIRE
72	WIRE	PCB 72	PCB 73	WIRE
73	WIRE	PCB 73	PCB 74	WIRE
74	WIRE	PCB 74	PCB 75	WIRE
75	WIRE	PCB 75	PCB 76	WIRE
76	WIRE	PCB 76	PCB 77	WIRE
77	WIRE	PCB 77	PCB 78	WIRE
78	WIRE	PCB 78	PCB 79	WIRE
79	WIRE	PCB 79	PCB 80	WIRE
80	WIRE	PCB 80	PCB 81	WIRE
81	WIRE	PCB 81	PCB 82	WIRE
82	WIRE	PCB 82	PCB 83	WIRE
83	WIRE	PCB 83	PCB 84	WIRE
84	WIRE	PCB 84	PCB 85	WIRE
85	WIRE	PCB 85	PCB 86	WIRE
86	WIRE	PCB 86	PCB 87	WIRE
87	WIRE	PCB 87	PCB 88	WIRE
88	WIRE	PCB 88	PCB 89	WIRE
89	WIRE	PCB 89	PCB 90	WIRE
90	WIRE	PCB 90	PCB 91	WIRE
91	WIRE	PCB 91	PCB 92	WIRE
92	WIRE	PCB 92	PCB 93	WIRE
93	WIRE	PCB 93	PCB 94	WIRE
94	WIRE	PCB 94	PCB 95	WIRE
95	WIRE	PCB 95	PCB 96	WIRE
96	WIRE	PCB 96	PCB 97	WIRE
97	WIRE	PCB 97	PCB 98	WIRE
98	WIRE	PCB 98	PCB 99	WIRE
99	WIRE	PCB 99	PCB 100	WIRE



DETAIL 'C'
 SCALE: NONE
 SEE NOTE 3

WIRE HERE
 STAMPED ON
 THIS SIDE

VIEW B-B
 SNT INSERTION SIDE
 SCALE: NONE

SECTION A-A
 P-30 REMOVED
 PIN INSERTION SIDE
 SCALE: NONE

12 (2 PLACES)
 13 (6 PLACES)
 14 (6 PLACES)

15 (6 PLACES)
 16 (6 PLACES)
 17 (6 PLACES)

18 (6 PLACES)
 19 (6 PLACES)
 20 (6 PLACES)

21 (6 PLACES)
 22 (6 PLACES)
 23 (6 PLACES)

24 (6 PLACES)
 25 (6 PLACES)
 26 (6 PLACES)

27 (6 PLACES)
 28 (6 PLACES)
 29 (6 PLACES)

30 (6 PLACES)
 31 (6 PLACES)
 32 (6 PLACES)

33 (6 PLACES)
 34 (6 PLACES)
 35 (6 PLACES)

36 (6 PLACES)
 37 (6 PLACES)
 38 (6 PLACES)

39 (6 PLACES)
 40 (6 PLACES)
 41 (6 PLACES)

42 (6 PLACES)
 43 (6 PLACES)
 44 (6 PLACES)

45 (6 PLACES)
 46 (6 PLACES)
 47 (6 PLACES)

48 (6 PLACES)
 49 (6 PLACES)
 50 (6 PLACES)

51 (6 PLACES)
 52 (6 PLACES)
 53 (6 PLACES)

54 (6 PLACES)
 55 (6 PLACES)
 56 (6 PLACES)

57 (6 PLACES)
 58 (6 PLACES)
 59 (6 PLACES)

60 (6 PLACES)
 61 (6 PLACES)
 62 (6 PLACES)

63 (6 PLACES)
 64 (6 PLACES)
 65 (6 PLACES)

66 (6 PLACES)
 67 (6 PLACES)
 68 (6 PLACES)

69 (6 PLACES)
 70 (6 PLACES)
 71 (6 PLACES)

72 (6 PLACES)
 73 (6 PLACES)
 74 (6 PLACES)

75 (6 PLACES)
 76 (6 PLACES)
 77 (6 PLACES)

78 (6 PLACES)
 79 (6 PLACES)
 80 (6 PLACES)

81 (6 PLACES)
 82 (6 PLACES)
 83 (6 PLACES)

84 (6 PLACES)
 85 (6 PLACES)
 86 (6 PLACES)

87 (6 PLACES)
 88 (6 PLACES)
 89 (6 PLACES)

90 (6 PLACES)
 91 (6 PLACES)
 92 (6 PLACES)

93 (6 PLACES)
 94 (6 PLACES)
 95 (6 PLACES)

96 (6 PLACES)
 97 (6 PLACES)
 98 (6 PLACES)

99 (6 PLACES)
 100 (6 PLACES)
 101 (6 PLACES)

102 (6 PLACES)
 103 (6 PLACES)
 104 (6 PLACES)

105 (6 PLACES)
 106 (6 PLACES)
 107 (6 PLACES)

108 (6 PLACES)
 109 (6 PLACES)
 110 (6 PLACES)

111 (6 PLACES)
 112 (6 PLACES)
 113 (6 PLACES)

114 (6 PLACES)
 115 (6 PLACES)
 116 (6 PLACES)

117 (6 PLACES)
 118 (6 PLACES)
 119 (6 PLACES)

120 (6 PLACES)
 121 (6 PLACES)
 122 (6 PLACES)

123 (6 PLACES)
 124 (6 PLACES)
 125 (6 PLACES)

126 (6 PLACES)
 127 (6 PLACES)
 128 (6 PLACES)

129 (6 PLACES)
 130 (6 PLACES)
 131 (6 PLACES)

132 (6 PLACES)
 133 (6 PLACES)
 134 (6 PLACES)

135 (6 PLACES)
 136 (6 PLACES)
 137 (6 PLACES)

138 (6 PLACES)
 139 (6 PLACES)
 140 (6 PLACES)

141 (6 PLACES)
 142 (6 PLACES)
 143 (6 PLACES)

144 (6 PLACES)
 145 (6 PLACES)
 146 (6 PLACES)

147 (6 PLACES)
 148 (6 PLACES)
 149 (6 PLACES)

150 (6 PLACES)
 151 (6 PLACES)
 152 (6 PLACES)

153 (6 PLACES)
 154 (6 PLACES)
 155 (6 PLACES)

156 (6 PLACES)
 157 (6 PLACES)
 158 (6 PLACES)

159 (6 PLACES)
 160 (6 PLACES)
 161 (6 PLACES)

162 (6 PLACES)
 163 (6 PLACES)
 164 (6 PLACES)

165 (6 PLACES)
 166 (6 PLACES)
 167 (6 PLACES)

168 (6 PLACES)
 169 (6 PLACES)
 170 (6 PLACES)

171 (6 PLACES)
 172 (6 PLACES)
 173 (6 PLACES)

174 (6 PLACES)
 175 (6 PLACES)
 176 (6 PLACES)

177 (6 PLACES)
 178 (6 PLACES)
 179 (6 PLACES)

180 (6 PLACES)
 181 (6 PLACES)
 182 (6 PLACES)

183 (6 PLACES)
 184 (6 PLACES)
 185 (6 PLACES)

186 (6 PLACES)
 187 (6 PLACES)
 188 (6 PLACES)

189 (6 PLACES)
 190 (6 PLACES)
 191 (6 PLACES)

192 (6 PLACES)
 193 (6 PLACES)
 194 (6 PLACES)

195 (6 PLACES)
 196 (6 PLACES)
 197 (6 PLACES)

198 (6 PLACES)
 199 (6 PLACES)
 200 (6 PLACES)

201 (6 PLACES)
 202 (6 PLACES)
 203 (6 PLACES)

204 (6 PLACES)
 205 (6 PLACES)
 206 (6 PLACES)

207 (6 PLACES)
 208 (6 PLACES)
 209 (6 PLACES)

210 (6 PLACES)
 211 (6 PLACES)
 212 (6 PLACES)

213 (6 PLACES)
 214 (6 PLACES)
 215 (6 PLACES)

216 (6 PLACES)
 217 (6 PLACES)
 218 (6 PLACES)

219 (6 PLACES)
 220 (6 PLACES)
 221 (6 PLACES)

222 (6 PLACES)
 223 (6 PLACES)
 224 (6 PLACES)

225 (6 PLACES)
 226 (6 PLACES)
 227 (6 PLACES)

228 (6 PLACES)
 229 (6 PLACES)
 230 (6 PLACES)

231 (6 PLACES)
 232 (6 PLACES)
 233 (6 PLACES)

234 (6 PLACES)
 235 (6 PLACES)
 236 (6 PLACES)

237 (6 PLACES)
 238 (6 PLACES)
 239 (6 PLACES)

240 (6 PLACES)
 241 (6 PLACES)
 242 (6 PLACES)

243 (6 PLACES)
 244 (6 PLACES)
 245 (6 PLACES)

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DUTY ENGINEERING SPECIFICATION			
SIZE	CODE	NUMBER	REV
A	1	1	1
SHEET 55 OF 55			
10.0 ENVIRONMENTAL REQUIREMENTS 10.1 Ambient Temp Operating 5°C to 60°C (41°F to 140°F) Non-Operating -40°C to 80°C (-40°F to 176°F) 10.2 Humidity Operating 10% to 95%, Max wet bulb 32°C (90°F) and Min dew point 2°C (36°F) Non-Operating 5% to 95% 10.3 Altitude Operating 2.4km (8,000 ft) Non-Operating 9.1km (30,000 ft)			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DLVII-F ENGINEERING SPECIFICATION			
contains a crystal oscillator which is connected to a dvi baud rate generator which provides appropriate clock signals to the UART. A separate clock is available for the transmitter for split speed operation.			
8.2.7 -12V Charge Pump This circuit provides the -12 volts needed by the UART, the driver (1488) and the POR RUN current loop. The maximum current supplied by this -12V charge pump is 40mA.			
8.2.8 Reader Run Circuit The Reader Run Circuit is used to advance the paper tape reader in the DEC modified TTY units. This is performed by setting bit 5 of the RCSR to a 1. The Reader Run Circuit then will advance the paper tape one position and serial data will start to be received from the TTY. The start bit of this serial data is used by the Reader Run Circuit to automatically reset the internal bit 4 flip-flop.			
8.2.9 20mA Interface This circuit converts TTL level serial data to standard 20mA Current Loop Serial Data and vice versa. This circuit allows direct connection to DALLS LA35, V552, etc. and to the DEC modified TTY. Both the receiver and transmitter may operate in either the active or passive mode.			
8.2.10 EIA Interface This interface provides the proper level converters for serial data for connection to EIA terminals such as the VT56 or the model 17 TTY through a null modem. (See EIA standard RS-232-C). This circuit straps EIA Data Terminal Ready, EIA Request to Send signals to the ON position, thus making it possible for the DLVII-F to interface to the Model 101A2 datasets which will automatically answer incoming calls. This type of connection, however, does not provide for properly terminating the call. EIA FORCE BUSY signal is also strapped ON for use with the model 101E modems.			
SIZE	CODE	NUMBER	REV
A	12	DLVII-F	1

DEC FORM NO. EN-01022 (REV. 10-73)
DPA 108

SHEET 21 OF 25

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DLVII-F ENGINEERING SPECIFICATION			
9.0 TIMING DIAGRAMS In the following timing diagrams, signals are referenced from the output of the bus receiver to the input of the bus driver.			
9.1 DAT Bus Cycle Timing			
SIZE	CODE	NUMBER	REV
A	12	DLVII-F	1

DEC FORM NO. EN-01022 (REV. 10-73)
DPA 108

SHEET 22 OF 25

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DLVII-F			
9.2 DAT or DATCB Bus Cycle			
SIZE	CODE	NUMBER	REV
A	12	DLVII-F	1

DEC FORM NO. EN-01022 (REV. 10-73)
DPA 108

SHEET 23 OF 25

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DLVII-F ENGINEERING SPECIFICATION			
9.3 Interrupt Timing			
SIZE	CODE	NUMBER	REV
A	12	DLVII-F	1

DEC FORM NO. EN-01022 (REV. 10-73)
DPA 108

SHEET 24 OF 25

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DLVII-F ENGINEERING SPECIFICATION

Bit	Name	Meaning and Operation
1	RESERVED	Not applicable. Read as 0s.
0	BREAK	When set, transmits a continuous space to the external device.

Read/write bits cleared by INIT.

7.1.4 Transmitter Buffer Register

RESERVED	TRANSMITTER DATA BUFFER
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	

FIGURE 5 TRANSMITTER BUFFER REGISTER (XDRP) - BIT ASSIGNMENTS

Bit	Name	Meaning and Operation
15-8	RESERVED	Not applicable. Undefined when read.
7-0	TRANSMITTER DATA BUFFER	Holds the character to be transferred to the external device. If less than eight bits are used, the character must be loaded so that it is right justified into the least significant bits.

Write only bits. Undefined when read.

7.2 Interrupts

The DLVII-F has two interrupt channels: one for the receiver section and one for the transmitter section. These two channels operate independently; however, if simultaneous interrupt requests occur, the receiver has priority.

A transmitter interrupt can occur only if the interrupt enable bit (XMIT INT ENB) in the transmitter status register is set. With XMIT INT ENB set, setting the transmitter ready (XMIT RDY) bit initiates an interrupt request. When XMIT RDY is set, it indicates that the transmitter buffer is empty and ready to accept another character from the bus for transfer to the external device.

SIZE	CODE	NUMBER	REV
A	1	DLVII-F-2	1

DEC FORM NO. 4-61022 (10-17-70) (101)

SHEET 17 OF 25

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DLVII-F ENGINEERING SPECIFICATION

A receiver data interrupt can occur only if the interrupt enable (RCVR INT ENB) bit in the receiver status register is set. With RCVR INT ENB set, setting the receiver done (RCVR DONE) bit initiates an interrupt request. When RCVR DONE is set, it indicates that an entire character has been received and is ready for transfer to the bus.

7.3 Timing Considerations

When programming the DLVII-F Asynchronous Line Interface, it is important to consider timing of certain functions in order to use the system in the most efficient manner. Timing considerations for the receiver, transmitter and break generation logic are discussed in the following paragraphs.

7.3.1 Receiver

The RCVR DONE flag (bit 7 in the RSRH) sets when the Universal Asynchronous Receiver/Transmitter (UART) has assembled a full character. This occurs at the middle of the first STOP bit. Because the UART is double buffered, data remains valid until the next character is received and assembled. This permits one full character time for servicing the RCVR DONE flag.

7.3.2 Transmitter

The transmitter section of the UART is also double buffered. The XMIT RDY flag (bit 7 in the XSRP) is set after initialization, when the buffer (XDRP) is loaded with the first character from the bus. The flag clears but then sets again within a fraction of a bit time. A second character can then be loaded, which clears the flag again. The flag then remains cleared for nearly one full character time.

7.3.3 Break Generation Logic

When the BREAK bit is set, it causes transmission of a continuous space. Because the XMIT RDY flag continues to function normally, the duration of a break can be timed by the pseudo-transmission of a number of characters. Therefore, because the transmitter section of the UART is double buffered, a null character (all 0s) should precede transmission of the break to ensure that the previous character clears the line. In a similar manner, the final pseudo-transmitted character in the break should be a null.

SIZE	CODE	NUMBER	REV
A	1	DLVII-F-2	1

DEC FORM NO. 4-61022 (10-17-70) (101)

SHEET 18 OF 25


ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DLVII-F ENGINEERING SPECIFICATION

8.0 LOGIC DESCRIPTION

8.1 Block Diagram



SIZE	CODE	NUMBER	REV
A	1	DLVII-F-2	1

DEC FORM NO. 4-61022 (10-17-70) (101)

SHEET 19 OF 25

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DLVII-F ENGINEERING SPECIFICATION

8.2 Logic Discussion

8.2.1 Bus Interface

The bus interface is comprised partly of DC225 transceiver chips. These chips contain bus transceivers that connect the DUAL lines with the internal tri-state bidirectional bus. This chip also provides jumper inputs for address selection and asserts a MATCH if open collector output signal when there is an address match. These chips also contain jumper inputs for vector address selection that allow the vector to be asserted on the DUAL lines of the bus.

8.2.2 Interrupt Logic

The interrupt logic provides for two interrupts, A and B, with A having the highest priority. Part A services the receiver interrupts and Part B services the transmitter interrupts.

8.2.3 Control Logic

The major portion of the control logic is provided by the DC224 protocol chip. The protocol chip receives DUAL, DOUT, DYNIC, DNTDT and Issues DPMR. It also generates outputs based on the three least significant DUAL lines indicating which of the on-board registers are being addressed. It also indicates which byte or bytes are being operated on and whether the transaction is a DIN or DOUT.

8.2.4 Status Registers

There are two status registers on the module, a receiver status register and a transmitter status register. Information is fed to the flip-flops comprising the status registers via the tri-state DAT bus; information is read from the registers also through this same DAT bus.

8.2.5 Data Buffers

The data buffers are comprised of a Universal Asynchronous Receiver/Transmitter (UART). The UART accepts parallel data and serializes it with start bits and stop bits for transmitter operations. It also accepts serial data and changes it in parallel form for receiver operations.

8.2.6 Baud Rate Control

The baud rate is jumper selectable or program selectable over the range 50 - 19200 baud. The circuit

SIZE	CODE	NUMBER	REV
A	1	DLVII-F-2	1

DEC FORM NO. 4-61022 (10-17-70) (101)

SHEET 20 OF 25

CONTINUATION SHEET

TITLE (LV11)-F ENGINEERING SPECIFICATION

7.0 PROGRAMMING SPECIFICATION

Figures 2 through 5 show the bit assignments for the four device registers.

In the following descriptions, "transmitter" refers to those registers and bits involved in accepting a parallel character from the LSI-11 Bus for serial transmission to the external devices; "receiver" refers to those registers and bits involved with receiving serial information from the external device for parallel transfer to the LSI-11 Bus.

7.1 Device Registers

7.1.1 Receiver Status Register




FIGURE 2 RECEIVER STATUS REGISTER (RSR) - BIT ASSIGNMENTS

Bit	Name	Meaning and Operation
15-12	RESERVED	Not applicable. Read as fs.
11	PCVR ACT (Receiver Active)	When set, this bit indicates that the DLV11-f interface receiver is active. The bit is set at the center of the START bit which is the beginning of the input serial data from the device and is cleared by the leading edge of PCVR DONE.

*Bits in the Transmitter Buffer are underlined when used.

SIZE A	CODE 10	NUMBER 0011-002	REV 1
-----------	------------	--------------------	----------

CC FORM NO 64-61022-104370-1301
PBA 108

SHEET 13 OF 25

CONTINUATION SHEET

TITLE	REV11-E ENGINEERING SPECIFICATION
-------	-----------------------------------

<u>Bit</u>	<u>Name</u>	<u>Meaning and Operation</u>
		Read only bit; cleared by INIT.
10-9	RESERVED	Not applicable. Read as \$s.
7	RCVR DONE (Receiver Done)	This bit is set when an entire character has been received and is ready for transfer to the CPU. BUSY when set, initiates an interrupt sequence provided RCVR INT ENB (bit 6) is also set.
		Cleared whenever the receiver buffer (RBUF) is addressed or whenever RDR ENB (bit 0) is set.
		Read only bit. Cleared by INIT.
6	RCVR INT ENB (Receiver Interrupt Enable)	When set, allows an interrupt sequence to start when RCVR DONE (bit 7) sets.
		Read/write bit; cleared by INIT.
5-1	RESERVED	Not applicable. Read as \$s.
0	RDR ENB (Receiver Enable)	When set, this bit advances the paper-tape reader in DCR notified I/O units and clears the RCVR INT ENB (bit 6).

7.1.2 Receiver Buffer Register




FIGURE 3 RECEIVER BUFFER REGISTER (RBUF) - BIT ASSIGNMENTS

<u>Bit</u>	<u>Name</u>	<u>Function and Operation</u>
15	ERROR	Used to indicate that an error condition is present. This bit is the logical OR

SIZE	CODE	NUMBER	REV
------	------	--------	-----

CLC FORM NO. EN-61027-10-7370-1201
OHA 108

SHEET 14 OF 25

CONTINUATION SHEET

TITLE DIVII-F ENGINEERING SPECIFICATION

<u>Bit</u>	<u>Name</u>	<u>Meaning and Operation</u>
		of CR ERR, FR ERR and P ERR (bits 14, 13, and 12 respectively). Whenever one of these bits is set, it causes ERROR to set. This bit is not connected to the interrupt logic.
		Read only bit. Cleared by removing the error producing condition. Cleared by INIT.
		NOTE: ERROR indications remain present until the next character is received, at which time the error bits are updated.
14	CR ERR (Cvrrrun Error)	When set, indicates that reading of the previously received character was not completed (RCVR DONE not cleared) prior to receiving a new character. Read only bit. Cleared by INIT.
13	FF ERR (Framing Error)	When set, indicates that the character that was read had no valid STOP bit. Read only bit. Cleared by INIT.
12	P ERR (Parity Error)	When set, indicates that the parity received does not agree with the expected parity. This bit is always 0 if no parity is selected. Read only bit. Cleared by INIT.
11-8	RESERVED	Not applicable. Read as 0s.
7-0	RECEIVED DATA BITS	Holds the characters just read. If less than eight bits are selected, then the buffer is right justified into the least significant bit positions. In this case, the higher unused bit or bits read as 0s. Read only bits. Not cleared by INIT.

SIZE	CODE	NUMBER	REV
A	10	20000000	

DLC FORM NO 84-01072 16 MAR 1981
TRA 108

* SHEET 15 OF 25

CONTINUATION SHEET

TITLE DLVII-F ENGINEERING SPECIFICATION

7.1.3 Transmitter Status Register




FIGURE 4 TRANSMITTER STATUS REGISTER (XCSR) - BIT ASSIGNMENTS

Bit	Name	Meaning and Operation
15-12	PBR SEL (Programmable Baud Rate Select)	When set, these bits choose a baud rate from 50 - 19200 baud. See TABLE 1. Write only bits; read as $\bar{0}$ s. Not cleared by INIT.
11	PBP ENB (Programmable Baud Rate Enable)	This bit must be set in order to select a new baud rate indicated by bits 12 to 15. Write only bit; read as $\bar{0}$. Not a latched bit.
10-8	RESERVED	Not applicable, read as $\bar{0}$ s.
7	XMIT RDY (Transmitter Ready)	This bit is set when the transmitter buffer (XBUF) can accept another character. When set, it initiates an interrupt sequence provided XMIT INT ENB (bit 6) is also set. Ready only bit. Set by INIT. Cleared by loading the transmitter buffer.
6	XMIT INT ENB (Transmitter Interrupt Enable)	When set, allows an interrupt sequence to start when XMIT RDY (bit 7) is set. Read/write bit; cleared by INIT.
5-3	RESERVED	Not applicable. Read as $\bar{0}$ s.
2	MAINT (Maintenance)	Used for maintenance function. When set, connects the transmitter, serial output to the receiver serial input while disconnecting the external device from the receiver serial input. It also forces the receiver to run at transmitter baud rate speed.

read/write bits cleared by init

SIZE	CODE	NUMBER	REV
------	------	--------	-----

DEC FORM NO 24-61072-14 71370-1201

SHEET 16 OF 25

ENGINEERING SPECIFICATION		CONTINUATION SHEET																				
TITLE		DLVII-F ENGINEERING SPECIFICATION																				
6.0 CONFIGURATIONS																						
6.1 Jumper Definitions																						
Jumper	Definition																					
A3-A12	Jumpers inserted will provide a match with the corresponding bus Address bit. Selectable from 16000x to 17777x.																					
V3-VF	Jumper inserted will assert the corresponding Vector Address bit of the LSI-11 Bus. Selectable from 00x to 77x.																					
RP-RJ	UART Receiver and Transmitter baud rate select jumpers during common speed operation. UART Receiver only baud rate select jumpers during split speed. See Table 1.																					
TF-TJ	UART Transmitter baud rate select jumpers during split speed operation and when the Maintenance bit is set. See Table 1.																					
DG	Jumper inserted to enable Fresh Generation.																					
P	Jumper inserted for Parity generation by the UART. (Odd or even parity is selected by the -E jumper.)																					
-E	Jumper removed for Even parity and inserted for odd parity. (Receiver checks for appropriate parity and transmitter asserts the appropriate parity.)																					
1, 2	Selects desired number of data bits. (If = Inserted, A = Removed).																					
	<table border="1"> <tr> <th></th> <th>2</th> <th>1</th> <th>No. of Data Bits</th> </tr> <tr> <td>I</td> <td>I</td> <td>I</td> <td>5</td> </tr> <tr> <td>I</td> <td>I</td> <td>R</td> <td>6</td> </tr> <tr> <td>R</td> <td>I</td> <td>R</td> <td>7</td> </tr> <tr> <td>R</td> <td>R</td> <td>R</td> <td>8</td> </tr> </table>		2	1	No. of Data Bits	I	I	I	5	I	I	R	6	R	I	R	7	R	R	R	8	
	2	1	No. of Data Bits																			
I	I	I	5																			
I	I	R	6																			
R	I	R	7																			
R	R	R	8																			
C, C1	Jumpers inserted for Common speed operation on UART Receiver and Transmitter clocks. (Note that jumpers S and S1 must be removed.)																					
S, S1	Jumpers inserted for Split speed operation on UART Receiver and Transmitter clocks. (Note that jumpers C and C1 must be removed.)																					
	SIZE CODE	NUMBER																				
	A 1/2	DLVII-F-1																				
		REV																				

DEC FORM NO. 44-1072 (REV. 10-1981)
DRA 106

SHEET 11 OF 25

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE		DLVII-F ENGINEERING SPECIFICATION
Jumper	Definition	
PD	Jumper inserted to enable Programmable Baud Rate.	
M	Jumper inserted will assert the B HALT L on all received Framing Errors except when Maintenance bit is set.	
B, -B	B jumper inserted to assert B DOK L on all received Framing Errors except when the Maintenance bit is set. (-B jumper must be removed.)	
1A, 2A, 3A	Jumpers inserted make the 12mA Current Loop receiver active. (Jumpers 1P and 2P must be removed.)	
1P, 2P	Jumpers inserted make the 70mA Current Loop receiver passive. (Jumpers 1A, 2A and 3A must be removed.)	
4A, 5A	Jumpers inserted make the 20mA Current Loop transmitter active. (Jumpers 3P and 4P must be removed.)	
3P, 4P	Jumpers inserted make the 20mA Current Loop transmitter passive. (Jumpers 4A and 5A must be removed.)	
-EP	Jumper removed enables the UART Error Flags to be read in the high byte of the Receiver Buffer.	
MT	Jumper inserted to enable operation of the Maintenance bit (TCSR bit 2).	
M, M1	Manufacturing use only.	
NOTE: Jumpers are labelled to indicate whether they are inserted or removed to enable their corresponding features.		
• (No additional marking) - Jumper inserted to enable feature.		
• (- marking) - Jumper removed to enable feature.		
SIZE	CODE	NUMBER
A	1/2	DLVII-F-2

DEC FORM NO. 44-1072 (REV. 10-1981)
DRA 106

SHEET 12 OF 25

ENGINEERING SPECIFICATION

CONTINUATION SHEET

DLVII-F ENGINEERING SPECIFICATION

TABLE 1

UART BAUD RATE SELECTIONS

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 (See Note 1)	
Program Control (TCSR)						
Receive Jumpers	R3	R2	R1	RF		Baud Rate
Transmit Jumpers	T3	T2	T1	TF		
	I	I	I	I		50
	I	I	I	R		75
	I	I	R	R		110
	I	I	R	I		134.5
	I	R	I	I		150
	I	R	I	R		300
	I	R	R	I		600
	I	R	R	R		1200
	R	I	I	I		1800
	R	I	I	R		2000
	R	I	R	I		2400
	R	I	R	R		3600
	R	R	I	I		4800
	R	R	I	R		7200
	R	R	R	I		9600
	R	R	R	R		19200 (See Note 2)

I = Jumper Inserted = Program Bit Cleared

R = Jumper Removed = Program Bit Set

NOTE 1: Bit 11 of the TCSR (Write Only Bit) must also be set in order to select a new Baud Rate under program control. Also, jumper PD must be inserted to enable Baud Rate selection under program control.

NOTE 2: At 19.2K baud, actual clock frequency is 316.6 KHz (3.125% error).

SIZE	CODE	NUMBER	REV
A	1/2	DLVII-F-3	

DEC FORM NO. 44-1072 (REV. 10-1981)
DRA 106

SHEET 13 OF 25

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE		DLVII-F ENGINEERING SPECIFICATION
6.2 Cable Configuration Example		
FIGURE 1 illustrates the method of connecting cables between the DLVIIa and associated external devices.		
FIGURE 1		
CURRENT LOOP MODE		
EIA "DATA LEADS ONLY" MODE		
SIZE	CODE	NUMBER
A	1/2	DLVII-F-4

DEC FORM NO. 44-1072 (REV. 10-1981)
DRA 106

SHEET 14 OF 25

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE	DEV-1-F ENGINEERING SPECIFICATION	
TABLE OF CONTENTS		
1.0	SCOPE	
2.0	GENERAL DESCRIPTION	
3.0	APPLICABLE DOCUMENTS	
4.0	POWER REQUIREMENTS	
5.0	EXTERNAL CONNECTIONS	
5.1	Edge Connector Pinning	
5.2	40-Pin Header Connector Pinning	
6.0	CONFIGURATIONS	
6.1	Jumper Option Definitions	
6.2	Cable Configurations	
7.0	PROGRAMMING SPECIFICATION	
7.1	Device Registers	
7.2	Interrupts	
7.3	Timing Considerations	
8.0	LOGIC DESCRIPTION	
8.1	Block Diagram	
8.2	Logic Discussion	
9.0	TIMING DIAGRAMS	
9.1	Data In Timing	
9.2	Data Out Timing	
9.3	Interrupt Timing	
10.0	ENVIRONMENTAL SPECIFICATION	
10.1	Ambient Temperature	
10.2	Humidity	
10.3	Altitude	

ENGINEERING SPECIFICATION				CONTINUATION SHEET									
TITLE		DLVII-F ENGINEERING SPECIFICATION											
2.0 GENERAL DESCRIPTION The DLVII-F is an interface between an asynchronous serial line and the LSI-11 Bus. The LSI-11 Bus circuitry is designed in accordance with DEC Std 150, "LSI-11 Bus Specification". All circuitry is housed on one dual extended height module (MC028) and mounts in any standard LSI-11 backplane. The DLVII-F supports the following two modes of operation: 1. Current Loop Mode 20mA current loop circuits are supplied to the external device via a female MATE-N-LOCK connector when used with the BC05H-XX cable. 2. EIA "Data Leads Only" Mode - EIA drivers and receivers are supplied to the external device via a male DB25 connector used with the BC01V-XX cable.													
DEC FORM NO. EN-51027 (6-77) (1383)		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">SIZE</td> <td style="width: 20%;">CODE</td> <td style="width: 20%;">NUMBER</td> <td style="width: 40%;">REV</td> </tr> <tr> <td style="text-align: center;">A</td> <td style="text-align: center;">P</td> <td style="text-align: center;">DLVII-F-0</td> <td style="text-align: center;">1</td> </tr> </table>		SIZE	CODE	NUMBER	REV	A	P	DLVII-F-0	1	SHEET 4 OF 27	
SIZE	CODE	NUMBER	REV										
A	P	DLVII-F-0	1										

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DLVII-F ENGINEERING SPECIFICATION			
3.0 APPLICABLE DOCUMENTS			
EIA Standard (RS-232-C)			
D-CS-M8017			
A-PS-1913040 (DC005)			
A-PS-1912729 (DC004)			
A-PS-1912730 (DC003)			
A-PS-2112623 (5016)			
DEC Std. 160 (LSI-11 Bus Specification)			
DEC Std. 102 (Computer Environment Std.)			
SIZE	CODE	NUMBER	REV
A		DLVII-F	

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DLVII-F ENGINEERING SPECIFICATION			
4.0 POWER REQUIREMENTS			
	AMPS	WATTS	
	TYP	MAX	TYP
+5 Volt $\pm$ 5%	1.0 Amps	1.5 Amps	5W
+12 Volt $\pm$ 3%	150mA	230mA	1.8W
			2.8W
SIZE	CODE	NUMBER	REV
A		DLVII-F	

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DLVII-F ENGINEERING SPECIFICATION			
5.0 EXTERNAL CONNECTIONS			
5.1 DLVII-F Edge Connector Pinning			
+5	AA2	B1R0 L	AL2
	AA2		
+12	AD2	BRPLY L	AF2
B007	AP2		
BDAL 7 L	AU2		
BDAL 1 L	AV2	BSYNC I	AJ2
BDAL 2 L	BE2		
BDAL 3 L	BF2	GND	AC2
BDAL 4 L	BG2	GND	AT1
BDAL 5 L	BH2		
BDAL 6 L	BI2		
BDAL 7 L	BJ2	GND	BC2
BDAL 8 L	BK2	BDCOK H	DA1
BDAL 9 L	BL2		
BDAL 10 L	BM2		
BDAL 11 L	BN2	GND	BT1
BDAL 12 L	BO2	MSPARE A -12V	AK1
BDAL 13 L	BP2	MSPARE A -12V	AL1
BDAL 14 L	BQ2	MSPARE B	BK1
		MSPARE B (EXT	BL1
		R CLK)	
BDAL 15 L	BV2		
B01N L	AW2		
B00UT L	AX2		
B01LT L	AY2		
BIAK 1 L	AP1	SEPAR 3 (EXT	DH1
	AM2	T CLK)	
BTAK 0 L	AN2		
BDH1L	AO2		
BDH2L	AP2		
BDH3L	AQ2		
* These signal pairs are not bussed but pass through this module in order to propagate the delay chain.			
SIZE	CODE	NUMBER	REV
A		DLVII-F	

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DLVII-F ENGINEERING SPECIFICATION			
5.2 40-Pin Connector Pinning			
Header	PC028 Module	BC01V Under Cable	BC05M 20mA Cable
Pin			
A	Ground		Ground
B	Ground		
C	Force Busy (EIA)	Force Busy	
D			
E	Serial Input (TTL)	Interlock In	Interlock In
F	Serial Output (EIA)	Transmitted Data	
G	20mA Interlock		Interlock Out
H	Serial Input (EIA)	Received Data	
I	Serial Input (20mA)		Received Data *
J	EIA Interlock	External Clock	
K		Interlock Out	
L		Serial Clock Xmit	
M			
N			
P	Serial Input (20mA)	Serial Clock Revr	
R		Clear to Send	Received Data *
S			
T			
U	Request to Send (EIA)	Request to Send	
V			
W			
X		Ring	
Y			
Z		Data Set Ready	
AA	Serial Output (20mA)		Transmitted Data *
AB		Carrier	
CC	Clock Input (TTL)		
DD	Data Terminal Rdy (EIA)	Data Terminal Rdy	
EE	Reader Run (20mA)		Reader Run *
FF		202 Sec Xmit	
GG	202 Sec Revr		
HH	Serial Output (20mA)		Transmitted Data *
II			
JJ	Reader Run (20mA)		Reader Run *
KK			
LL			
MM			
NN			
OO			
PP	Serial Output (TTL)		
QQ	+5V		
RR	Ground		Ground
SS	Ground		Ground
TT			
UU			
VV			
SIZE	CODE	NUMBER	REV
A		DLVII-F	

Brücken

Brücke	Bed.	Stellung	Std.	Anw.	Brücke	Bed.	Stellung	Std.	Anw.	Brücke	Bed.	Stellung	Std.	Anw.
A12	0 5 5 5 L R A	X-0 X-1	X		A6	Ad 1	R J	X		C1	Konsold auf	X-0 X-1	X	
A11		X-0 X-1	X		A5	Vcc	X-0 X-1	X		C2	CH3	X-0 X-1	X	
A10		X-0 X-1	X		V7		R J	X		Break Reakt. CH3	Jnh. Halt 3oot	R X-H X-B	X	
A9		X-0 X-1	X		V6		R J	X						
A8		X-0 X-1	X		V5		X-0 X-1	X		R10	Impulseformung bei V24 je nach 3aud-rate (Tabelle)		120k 120k	
A7		R J	X		M	Konsold	R J	X		R23				

Std.-Adr.	177-500	Anw. - Adr. :	Std. - Vec :	300	Anw. - Vec :
-----------	---------	---------------	--------------	-----	--------------

Einstellung je Kanal		φ			1			2			3		
Brücke	Bedeutung	Stellung	Std	Anw	Stellung	Std	Anw	Stellung	Std	Anw	Stellung	Std	Anw
0	150 bd	0-U			1-U			2-U			3-U		
+	300 bd	0-T			1-T			2-T			3-T		
o	600 bd	0-V			1-V			2-V			3-V		
α	1,2 kbd	0-W			1-W			2-W			3-W		
ι	2,4 kbd	0-Y			1-Y			2-Y			3-Y		
π	4,8 kbd	0-L			1-L			2-L			3-L		
σ	9,6 kbd	0-N	x		1-N	x		2-N	x		3-N	x	
ζ	19,2 kbd	0-K			1-K			2-K			3-K		
ω	38,4 kbd	0-Z			1-Z			2-Z			3-Z		
D	7 Datenbits	x-0			x-0			x-0			x-0		
	8 Datenbits	x-1	x		x-1	x		x-1	x		x-1	x	
S	1 Stop Bit	x-0			x-0			x-0			x-0		
	2 Stop Bits	x-1	x		x-1	x		x-1	x		x-1	x	
P	Parity enable	x-0			x-0			x-0			x-0		
	Parity inhibit	x-1	x		x-1	x		x-1	x		x-1	x	
E	Odd Parity	x-0			x-0			x-0			x-0		
	Even Parity	x-1	x		x-1	x		x-1	x		x-1	x	
M+N	EIA RS 422	x-2			x-2			x-2			x-2		
TERM	400 Ω	400 Ω			400 Ω			400 Ω			400 Ω		
M+N	V24	x-3			x-3			x-3			x-3		
M	20 mA	x-3	x		x-3	x		x-3	x		x-3	x	
N	mit 900.641	x-R	x		x-R	x		x-R	x		x-R	x	

R = entfernt

$J = \text{eingesetzt}$




Tabelle für	
R 10 (CH Φ +1)	820 k Ω
R 23 (CH2+3)	430 k Ω
	200 k Ω
	120 k Ω
	51 k Ω
	22 k Ω

[illegible]

SLU4 - Serial I/O Board

Instruction Manual

(GTSC Mode 304)

This manual describes how to use the hardware of SLU4 - Serial I/O Board

Document-No. D922101h0e0983

Trademarks:

MUNIX by PCS
DEC, PDP by DEC
UNIX by Bell Laboratories

Copyright 1983 by

PCS GmbH, Pfaelzer-Wald-Strasse 36, D-8000 Muenchen 90, tel. 089 / 67804-0

The information contained herein is the property of PCS and shall neither be reproduced in whole or in part without PCS's prior written approval nor be implied to grant any licence to make, use, or sell equipment manufactured in accordance herewith.

PCS reserves the right to make changes without notice in the specifications and materials contained herein and shall not be responsible for any damages (including consequential) caused by reliance on the materials presented.

Copyright 1979, Bell Telephone Laboratories, Incorporated.

Holders of a UNIXTM software license are permitted to copy this document, or any portion of it, as necessary for licensed use of the software, provided this copyright notice and statement of permission are included.

MODEL 304
SERIAL I/O BOARD
TABLE OF CONTENTS

<u>Description</u>	<u>Page</u>
Features	1
General	1
Specifications	2
Q-Bus Interface	3
Interrupt Logic	3
Console Channel	5
UART	5
Control & Status Registers	6
Data Registers	6
Error Registers	7
EIA Circuit	7
Baud Rate Generator	7
<u>Operation Modes</u>	8
Factory Configuration	10
Setting the Base Address	10
Setting the Vector Address	11
Setting the Interrupt Level	12
Enabling the Console	14
System Halt or Reboot	14
Setting the Baud Rate	14
Setting the Serial Data Format	15
Setting the Line Discipline	17
Reader Run Pulse	19
<u>Serial Interface</u>	20
Connector Description	20
Line Discipline, Cable Length & Data Rates	21
<u>Programming</u>	22
<u>Warranty</u>	

FEATURES

- * Direct Replacement for DLV11-J Serial I/O Board
- * Totally Compatible with DEC Software
- * All Standard DEC Features
- * Each Port Independently Configured for Either EIA RS-232, RS-422, or RS-423
- * Four Level Vector Interrupt Structure, Ideal for Multi-User Applications
- * Channel 3 can be Independently Configured as System Console

GENERAL

The Model 304 is a four channel serial I/O port for interfacing DEC's Q-bus to asynchronous serial data channels. The 304 is a direct replacement for the DEC four channel Serial I/O Board (Model DLV11-J). It is packaged on the standard 8.9" x 5.2" DEC style dual width board and is electrically and mechanically compatible with DEC's LSI-11, 11/2, and 11/23 Microcomputer Series.

Each channel consists of a UART which receives and converts serial start, data, parity and stop bits to parallel data verifying proper code transmission, parity and stop bits. The UART's transmitter converts the computer's parallel data into serial form and automatically adds start, parity, and stop bits.

Each channel's data length can be configured for 7 or 8 bits. Parity is jumper selectable, odd or even, and parity checking and generation can be inhibited. Stop bits are jumper selectable; one or two.

The 304 can be used in a wide range of interface applications including printers, terminals, peripherals and remote data acquisition systems. Each channel can operate at one of nine jumper selectable data rates, from 150 to 38.4K baud, which are generated by an on-board clock. The user may also provide an external clock.

The line characteristics of each channel can be jumper configured to operate in accordance with EIA standard RS-232,

RS-422, or RS-423. Twenty milliamp current loop operation is possible when used in conjunction with the DEC DLV11-KA.

A unique feature of the 304 is the capability to support the LSI 11/23 four level interrupt structure. Channel 3 may also be configured as the system console, independent of the other three channels. Special pins are provided on each I/O connector which can be used to constantly assert the data terminal ready lines of the peripheral, and each channel can also be configured to provide a pulse output to control a paper tape reader.

SPECIFICATIONS

Bus Interface	Q-bus, DEC LSI-11, 11/2 & 11/23 compatible
Data Characteristics	
(Each Channel)	
No. of Channels	4
Data Protocol	Asynchronous serial
Baud Rates	Jumper Selectable 150, 300, 600, 1.2K, 2.4K, 4.8K, 9.6K, 19.2K 38.4K, Ext.
Line Discipline	Jumper Selectable EIA RS-232C, RS-422, or RS-423
Data Bits	Jumper Selectable 7 or 8
Stop Bits	Jumper Selectable 1 or 2
Parity	Jumper Selectable Odd, Even, None
Addressing	
Base Address Range	Jumper Selectable 776000 ₈ to 777740 ₈
Console Address	Jumper Selectable 777560 ₈ Channel 3 Only
Interrupts	
Priority Level	Jumper Selectable LSI-11 & 11/2 Level 4, Jumper Selectable LSI-11/12 Level 4, 5, 6, or 7
Base Vector Range	Jumper Selectable 0 to 740 ₈
Console Vector	60 only when console option is enabled

Mechanical & Environmental

Dimensions	DEC LSI-11 standard 8.9" x 5.2" half quad board
Power Requirements	5V @ 1 Amp, 12V @ .2 Amps
Bus Loading	1.5 Std. AC/1 Std. DC Load
Operating Temperature Range	0 to 55°C
Storage Temperature Range	0 to 75°C
Relative Humidity	To 85% non-condensing
Mating Connector	Amp #87133-5, Pin #87165-2

Q-BUS INTERFACE

The Q-Bus Interface consists of address/data transceivers, an address comparator, console decode logic and I/O select and control logic.

During the addressing portion of a bus cycle, the Address/Data transceivers are in the receive mode. Address lines 12 through 5, gated by bus line BBS7, are compared to the base address setting selected by the address selection jumpers. When the correct address is asserted by the processor, the comparator output (BDSEL) is asserted. This in conjunction with the assertion of BSYNC is used by the Select and Control Logic (SCL) to select the appropriate on-board register for the remainder of the bus cycle.


If the processor is performing a read, then the BDIN line is decoded in conjunction with the SCL to enable the tri-state buffers of the selected register, place the bus transceivers in their transmit mode, and then assert the BRPLY line.

If the processor is performing a write operation, then the register which is to be written to is selected during the Address/Data portion of the bus cycle and the BDOUT line is used to clock the latches of the receiving register, and to assert BRPLY.

INTERRUPT LOGIC

The interrupt handling logic consists of interrupt request logic, a priority encoder, level circuit logic, arbitration control, and vector logic.

The interrupt request logic consists of eight latches; one for each transmit or receive CSR. In order to generate an interrupt, two requirements must be met. First, the interrupt



MODEL 304

Functional Block Diagram

enable bit (Bit 6) in either the transmit or receive CSR must be set, and second, the appropriate condition flag must be set (Bit 7). These two logically anded signals clock the flop. The outputs of all eight flops are fed into the priority encoder. When the output of any flop goes high, the priority encoder generates a master interrupt request (IRQ). This signal is fed into the level select logic which in turn asserts the appropriate BIRQ lines. At the same time the arbitration logic monitors the bus to determine if a device on a higher interrupt level is requesting. If not, then when the interrupt grant signal BIAKI is received, the appropriate vector as determined by the priority encoder is placed on the bus, and if more than one channel is requesting, the channel of highest priority is cleared leaving the lower priority requests pending. Table 1 gives the priority level of each channel.

<u>Channel</u>		<u>Level</u>		<u>Vector Offset</u>
Channel 0	Receive	0	Highest Priority	Base Vector +0
Channel 1	Receive	1		Base Vector +10
Channel 2	Receive	2		Base Vector +20
Channel 3	Receive	3		Base Vector +30
Channel 0	Transmit	4		Base Vector +4
Channel 1	Transmit	5		Base Vector +14
Channel 2	Transmit	6		Base Vector +24
Channel 3	Transmit	7	Lowest Priority	Base Vector +34

TABLE 1

CONSOLE CHANNEL

When the console enable jumper is installed, Channel 3 will respond to the address of 177560_g, and the receiver will always have a vector address of 60_g. The transmitter vector will be 64_g. The console mode of operation is independent of the board's base address.

UART

Each channel consists of a Universal Asynchronous Receiver Transmitter (UART) which receives and converts serial data, parity and stop bits to parallel data verifying proper code transmission, parity and stop bits. If a transmission error is detected, the nature of the error is outputted to an error

register which is read when the receive data register is read. Upon receiving the last stop bit, the receiver full flag is set (Bit 7 of the receive CSR). If the receiver interrupt enable bit is set (Bit 6), then the receiver full flag will generate an interrupt request.

The UART's transmitter converts the computer's parallel data into a serial format and automatically adds start, parity, and stop bits. When the transmitter buffer is ready to receive a byte of data for transmission, the transmitter ready flag is set (Bit 7 of the transmitter CSR). If the transmitter interrupt enable bit is set (Bit 6), then the transmitter ready flag will generate an interrupt.

CONTROL STATUS REGISTER (CSR)

Each channel contains a 16 bit receiver CSR and a 16 bit transmitter CSR. Bit 7 is a read only bit used as a status flag and Bit 6 is a read/write bit used to enable an interrupt request when Bit 7 gets set.

Bit 7 of the receiver CSR is used to indicate that the receiver contains new data. Bit 7 is cleared by reading the receiver's data register or by a software reset. When Bit 6 is set, an interrupt request is generated when Bit 7 is set.

Bit 0 of the receiver CSR is used to transmit a reader run pulse. This bit is a write only bit and always reads zero.

Bit 7 of the transmitter CSR, when set, indicates the transmitter buffer is empty and ready to transmit new data. Setting Bit 6 will generate an interrupt whenever Bit 7 is set.

Bit 0, when set, will transmit a continuous break.

All unused CSR bits in both the transmitter and receiver CSR's will always read zero.

DATA REGISTERS

Each channel contains a Receiver Data Register (RDR) and a Transmitter Data Register (TDR). When data is received, it is placed in the RDR and Bit 7 of the Receiver CSR is set. The received data is obtained by reading this register and, thus, automatically clearing Bit 7.

Data to be transmitted is written to the TDR. This automatically clears Bit 7 of the Transmitter CSR. Here the data will remain until the transmitter is ready. The data is then placed into the transmitter setting Bit 7.

ERROR REGISTERS

Each channel contains a 4 bit error register which is comprised of Bits 15 through 12 of the RDR.

Bit 12 is the Parity Error (PE) Bit. A "1" indicates the receiver parity does not match the parity selected by the format jumpers. The PE bit remains set until parity matches on a succeeding character. When parity is inhibited, this bit always reads zero.

Bit 13 is the Framing Error (FE) Bit. A "1" indicates the first stop bit was invalid. The FE bit will stay set until the next valid character's stop bit is received.

Bit 14 is the Overrun Error (OE) Bit. A "1" indicates that the last character was not read from the RDR before a new character was received. The OE is reset at the next character's stop if Bit 7 of the Receive CSR cleared.

Bit 15 is the Error Flag (EF) and is the logical "oring" of the PE, FE, and OE bits. The setting of any error bit will set this bit.

EIA CIRCUIT

The EIA circuit for each channel consists of a differential line driver, line receiver, and a single ended line driver. Through the use of wire wrap jumpers, each channel can be configured to operate as RS-232C, RS-422, or RS-423.

Channels operating as RS-232C or RS-423 will configure the differential line receiver to operate single ended and utilize the single ended line driver. The slew rates of the line drivers are controlled by changing external resistors.

Channels which operate as RS-422 configure the differential line receiver for differential operation by adding a 100 ohm termination resistor, and utilize the differential line driver.

BAUD RATE GENERATOR

The baud rate generator consists of a crystal oscillator and divider. The oscillator base frequency is 4.1952 MHz which is divided to yield the nine baud rate clocks. Each channel can operate at any one baud rate independent of the other channels.

MODES OF OPERATION

Each channel of the 304 can operate in various line disciplines, data formats, and baud rates. The base address can be set so that the board can reside in any I/O page location. The vector can also be set to any address from 0_8 to 774_8 , and the interrupt level can be set to 4, 5, 6, or 7. All of these operation modes are configured by setting wire wrap jumpers. Table 2 is a summary of the jumper selectable modes which the board can be configured to.

TABLE 2

Jumper Selectable Modes of Operation

<u>Mode Description</u>	<u>Mode Selection</u>
* Line Discipline	RS-232C, RS-422, or RS-423
* Baud Rate	150, 300, 600, 1200, 2400, 4800, 9600, 19.2K, 38.4K, External
* Serial Data Format	Data Bits, 7 or 8 Stop Bits, 1 or 2 Parity, Odd, Even, None
Base Address	160000_8 to 177740_8
Vector Base Address	0 to 740_8
Console	Enable Channel 4 as System Console Address CH 4 = 177560_8 Vector CH4 = 60_8
Halt/Reboot on Break	Channel 3
Interrupt Level	4, 5, 6, or 7

* Channel to Channel Configurable




FIGURE 1
Model 304 Jumper Layout

FACTORY CONFIGURATION

The Model 304 is shipped configured as follows:

TABLE 3

Base Address	176500 ₈
Vector Base Address	300 ₈
CH3 Console Enabled	Yes
CH3 Halt on Break	Enabled
* Serial Data Format	1 Stop Bit, 8 Data Bits, No Parity
* Line Discipline	RS-232C
* Baud Rate	9600
Interrupt Level	4 (LSI 11)
* All Channels	

SETTING THE BASE ADDRESS

The 304's base address can be set to reside anywhere within the I/O page. The location of the base address jumpers is found on Figure 1. To change the board's base address requires reconfiguring the base address jumpers. Figure 2 indicates the base address jumper post arrangement. To change an address bit from 0 to 1 or vice versa requires wire wrapping that bit to the post labeled 0 or 1.




FIGURE 2

Base Address Jumpers

As an example, the factory configured base address is 176500₈. To set the base address requires wire wrapping A12, A11, A10, A8, and A6 to 1 and A9, A7, and A5 to 0. Refer to Table 4.

TABLE 4
Factory Configured Base Address

<u>Base Address</u>	<u>Bit Number</u>	<u>Jumper Post Description</u>	<u>Jumper Destination</u>
1	Bit 15	N/A	
	Bit 14	N/A	
7	Bit 13	N/A	
	Bit 12	A12	1
	Bit 11	A11	1
6	Bit 10	A10	1
	Bit 9	A9	0
	Bit 8	A8	1
5	Bit 7	A7	0
	Bit 6	A6	1
	Bit 5	A5	0
0	Bit 4	N/A	
	Bit 3	N/A	
	Bit 2	N/A	
0	Bit 1	N/A	
	Bit 0	N/A	

SETTING THE VECTOR ADDRESS

The 304's vector address can be set from 0 to 740₈. The location of the vector selection jumpers are found by referring to Figure 1. Wire wrapping jumper posts V6, V7 or V8 to Post 1 will cause these vector bits to read as 1. No connection will cause these bits to read 0.

Connecting jumper post V5 to 0 will cause vector Bit 5 to read 0. No connection of V5 will cause vector Bit 5 to read as 1.

As an example, the factory configured vector is 300₈. This requires leaving Post V8 open, connecting V6 and V7 to Post 1 and connecting V5 to Post 0.

Table 5 is a vector configuration guide. Vector Posts V6, V7, or V8 should never be connected to Post 0 and Vector

Post V5 should never be connected to Post 1. THIS WILL RESULT IN AN ERRONEOUS VECTOR.

TABLE 5
Vector Selection Jumpers

<u>Vector Base</u> <u>Address Octal</u>	<u>Vector Post P11</u>			<u>Vector Post P12</u>
	<u>V8</u>	<u>V7</u>	<u>V6</u>	<u>V5</u>
0	*	*	*	Ø
40	*	*	*	*
100	*	*	1	Ø
140	*	*	1	*
200	*	1	*	Ø
240	*	1	*	*
300	*	1	1	Ø
340	*	1	1	*
400	1	*	*	Ø
440	1	*	*	*
500	1	*	1	Ø
540	1	*	1	*
600	1	1	*	Ø
640	1	1	*	*
700	1	1	1	Ø
740	1	1	1	*

1 = Connect to Post 1 of P11
 Ø = Connect to Post Ø of P12
 * = Leave Post Open (No connection)

SETTING THE INTERRUPT LEVEL

The 304 can fully support the 11/23 multi-level interrupt structure. To do so requires that the 304 assert the appropriate interrupt request lines (BIRQ4, BIRQ5, BIRQ6 and BIRQ7) and monitor interrupt request lines of higher priority. Jumper post block P14 (Fig. 1) is used to select which interrupt request lines are to be asserted, and jumper post block P16 (Fig. 1) is used to select which interrupt request lines are monitored.

The 304 is factory configured to support systems which do not support a multi-level interrupt structure, which means that its priority level is strictly a function of its electrical locations relative to the processor. To change the configurations, refer to Table 6 and Figure 3 for proper jumper installation.

TABLE 6
Interrupt Level Configuration Jumpers

<u>Interrupt Level</u>	<u>Level Request Jumpers P14</u>			<u>Level Monitor Jumpers P16</u>	
	<u>R5</u>	<u>R6</u>	<u>R7</u>	<u>LM1</u>	<u>LM0</u>
11/2 *	G	G	G	P	P
4	G	G	G	Q5	Q6
5	IR	G	G	P	Q6
6	G	IR	G	P	Q7
7	G	IR	IR	P	P

* This configuration is set at the factory and must be used in systems which do not support the multi-level interrupt.




FIGURE 3
Interrupt Level, Console & Halt Reboot Jumpers

ENABLING THE CONSOLE

Channel 3 can be enabled as the system console independent of the base and vector address settings. To enable this option requires installing jumper P13. To disable this option requires removing jumper P13. Refer to Figure 1.

When the console is enabled, Channel 3 will respond to addresses 177560₈ to 177566 and will output a vector of 60 and 64 for the receiver and transmitter interrupts, respectively. Caution should be employed when the console is enabled so as not to set the base address equal to 177540 or a conflict will exist between Channel 2 and Channel 3.

By disabling the console, (remove jumper P13) and setting the board's base address equal to 177540 and setting the vector equal to 40₈, Channel 2 will act and respond as the system console.

SYSTEM HALT OR REBOOT

Any device communicating through Channel 3 can generate a system Halt or power up initialization by outputting a "BREAK".

To generate a system Halt on BREAK requires installing a jumper at P15 (Figure 3) from C to H. To generate a power fail reset, connect C to R. Refer to Figure 1 for jumper block P15's location.

SETTING THE BAUD RATE

Each channel of the 304 can communicate at one of nine jumper selectable baud rates or at an externally provided clock rate. Table 7 lists the baud rates and the jumper post identification letter. Figure 4 details the baud rate jumper block, the location of which can be found by referring to Figure 1.

Setting a channel to operate at a particular baud rate requires jumpering the appropriate pin whose letter represent the desired baud rate to the pin labeled for that channel (Refer to Figure 4).

As an example, the 304 is shipped from the factory with all 4 channels set to operate at 9600 baud. The baud rate jumper post C is connected to jumper posts CH0, CH1, CH2, and CH3.

TABLE 7

Baud Rate Jumper Identification

<u>Baud Rate</u>	<u>Letter</u>
150	I
300	H
600	G
1200	F
2400	E
4800	D
9600	C
19.2K	B
38.4K	A

38.4K	A	
19.2K	B	CH0 Channel 0
9600	C	CK0 Ext. Clock Channel 0
4800	D	CH1 Channel 1
2400	E	CK1 Ext. Clock Channel 1
		CH2 Channel 2
1200	F	CK2 Ext. Clock Channel 2
600	G	CH3 Channel 3
300	H	CK3 Ext. Clock Channel 3
150 Baud	I	

FIGURE 4

Baud Rate Jumper Block Detail P5

SETTING THE SERIAL DATA FORMAT

Each channel of the 304 can be configured to operate in the following data formats:

7 or 8 Data Bits
 1 or 2 Stop Bits
 Odd, Even, or with No Parity

Jumper posts P6, P5, P7, and P4 (Figure 1) are used to set the data formats of Channels 0 through 3 respectively. The jumper configuration of the various options are illustrated in Table 8. As an example, the 304 is configured for 8 data bits, 1 stop bit, and no parity. This requires jumpering PE and 7D to E and jumpering 1S to E. When parity is not enabled, the odd/even parity post has no effect but must be jumpered to either E or D. Figure 5 illustrates the format jumper arrangement.

TABLE 8

Format Jumper Configuration Guide

<u>Format Option</u>	<u>Jumper Configuration</u>
8 Data Bits	7D to D
7 Data Bits	7D to E
2 Stop Bits	1S to D
1 Stop Bit	1S to E
No Parity	PE to D
Parity	PD to E
Even Parity	OD to D
Odd Parity	OD to E

E	Enable
OD	Odd Parity/Even Parity
7D	7 Data Bits/8 Data Bits
1S	1 Stop Bit/2 Stop Bits
PE	Parity/No Parity
D	Disable

FIGURE 5

Serial Data Format Jumper Block Detail

(P4, P5, P6, & P7)

SETTING THE LINE DISCIPLINE

Each channel of the 304 can operate in any one of the following EIA line disciplines:

RS-232C
RS-422
RS-423

The jumper blocks used to configure Channels 0 through 3 are P0, P1, P2, and P3 (Figure 1), respectively. Table 9 illustrates the jumper configuration to set up each channel. As an example, the 304 is shipped from the factory with each channel set up to operate in RS-232C. This requires jumpering S+ to I+ and S- to I-. Figure 6 illustrates the layout of the line discipline jumper blocks.

TABLE 9

Line Discipline Jumper Configuration

<u>Line Discipline</u>	<u>Jumper Configuration</u>
RS-232C	I+ to S+, I- to S-
* RS-422	I+ to D+, I- to D-
RS-423	I+ to S+, I- to S-

* Add 100 ohm termination resistor, (RA, RB, RC, RD)

I-	D-	P	
S-	S+	I+	D+

FIGURE 6

Line Discipline Jumper Block Layout

(P0, P1, P2, & P3)

When a channel is set up to operate in RS-422, a 100 ohm termination resistor must be installed at the input of the differential receiver. Table 10 lists the channel number and resistor name.

TABLE 10

RS-422 Resistor Installation Guide

Channel 0	Install a 100 ohm resistor at RA
Channel 1	Install a 100 ohm resistor at RB
Channel 2	Install a 100 ohm resistor at RC
Channel 3	Install a 100 ohm resistor at RD

During data communication over long data leads it may be necessary to change the rise and fall times of the single ended line drivers used in RS-423 to reduce line reflections and the potential of data errors. R17 controls the transition time for Channels 0 and 1 and R18 controls Channels 2 and 3. The resistor installed at the factory is a 22K which sets the transition time at 2.2 μ s. Table 11 is a list of recommended resistor values as a function of baud rate which should be installed if line reflections become a problem.

TABLE 11

RS-423 Slew Rate Resistor Values

<u>Baud Rate</u>	<u>Resistor Value in Ohms</u>	<u>Nominal Transition Times</u>
150	1 Megohm	100 μ sec
300	1 Megohm	100 μ sec
600	1 Megohm	100 μ sec
1200	820K Ohm	82 μ sec
2400	430K Ohm	43 μ sec
4800	200K Ohm	20 μ sec
9600	100K Ohm	10 μ sec
19.2K	51K Ohm	5.1 μ sec
38.4K	22K Ohm	2.2 μ sec

READER RUN PULSE

The reader run pulse is used to control a paper tape reader. To use this control requires connecting P to I- at the appropriate line discipline jumper block (Figure 1). Figure 6 illustrates the location of this jumper with the line discipline jumper block.

SERIAL INTERFACE

Figure 1 illustrates the connector location for each channel.

CONNECTOR DESCRIPTION

Each channel is interfaced through a 10 pin header. Figure 7 illustrates the pin-out location. The mating connector is manufactured by AMP, Inc. Table 12 lists the parts which are required to assemble the mating connector. The connector may be obtained through AMP, AMP distributors, or GTSC.

TABLE 12

Model 304 Connector Assembly Parts List

<u>AMP P/N</u>	<u>Description</u>	<u>Quantity/Connector</u>
87133-5	Connector Shell	1
87179-1	Key Pin	1
87165-2	Pins	9




FIGURE 7

Model 304 Header Pin-out

The pin-out description of each header is as follows:

<u>Pin No.</u>	<u>Description</u>
1	Clock I/O
2	Signal Ground
3	Transmit Data +
4	Transmit Data -
5	Signal Ground
6	Key (No Pin)
7	Receive Data -
8	Receive Data +
9	Signal Ground
10	+12 Volts (Fused)

When a channel is configured for RS-232C or RS-423, Pin 7 must be externally tied to signal ground. This is typically done by connecting Pin 7 to Pin 9. Pin 1 is the external clock input.

LINE DISCIPLINE, CABLE LENGTH & DATA RATES

The two basic methods for electronic communications are single ended transmission and differential transmission. RS-232 was developed for single ended transmission over short distances at slow data rates. RS-423 extends the maximum data rate and cable length beyond that of RS-232. It also provides for wave shaping dependent on data rate and wire length to control reflections.

For communications over long distances, differential transmissions (RS-422) should be used to nullify effects of ground shifts and noise signals which appear as common mode. Table 13 lists the maximum recommended cable length and data rates for each line discipline.

TABLE 13

Key Aspects of RS-232,

RS-423 & RS-422

<u>Specification</u>	<u>RS-232C</u>	<u>RS-423</u>	<u>RS-422</u>
Mode of Operation	Single-ended	Single-ended	Differential
No. of Drivers & Receivers allowed on one line	1 Driver 1 Receiver	1 Driver 10 Receivers	1 Driver 10 Receivers
Maximum Cable Length	50 feet	4000 feet	4000 feet
Maximum Data Rate	20 kb/s	100 kb/s	10 mb/s

PROGRAMMING

Figure 8 illustrates the functions of the four 16 bit registers which comprise each channel. Thus, the Model 304 occupies 16 contiguous blocks in the I/O page *. The registers which make up each channel are:

Receiver Control Status Register (RCSR)

Receiver Data Register (RDR)

Transmitter Control Status Register (TCSR)

Transmitter Data Register (TDR)

Table 14 illustrates the relationship between each channel's registers and the base address. When the console is enabled, any attempt to address Channel 3 through an address other than the console address will cause a bus time out error.

Testing Bit 7 of the RCSR is used to indicate that the UART has received new data. Reading the RDR will clear Bit 7. Setting Bit 6 of the RCSR will enable the receiver interrupts. When Bit 7 is set, an interrupt will be generated.

Bit 0 of the RCSR is used to generate the reader run pulse by setting this write only bit. This action will also clear Bit 7 of the RCSR.

Bits 0 through 7 of the RDR contain the data received by the UART. Bits 12 through 15 indicate any errors which have occurred during the reception of data.

Bit 7 of the TCSR indicates the status of the transmitter. When this bit is set, the transmitter is ready to receive a new byte of data for transmission. When this bit is cleared (Bit 7 = 0), the transmitter is busy and no attempt to write the data to the TDR should be made. Setting Bit 6 of the TCSR will allow interrupts to be generated when Bit 7 is set.

Bit 0 of the TCSR is a read/write bit used to transmit a continuous break. A "1" written to Bit 0 will transmit a break (continuous 0), a zero clears the break transmission.

* This only holds true if Channel 3 is not configured as the console.

Data which is to be transmitted is written to the TDR, but only if Bit 7 of the TCSR is set.

Table 15 lists the relationship between the vector jumper settings and each channel. Note, Channel 3's vector is that of the console when the console is enabled.

Table 16 illustrates the register and vector address when Channel 3 is configured as the system console.

TABLE 14

Register Address Offset

<u>Register Description</u>	<u>Base Address Offset (Octal)</u>
Channel 0 Receiver CSR	Base Address +0
Channel 0 Receiver Data Register	Base Address +2
Channel 0 Transmitter CSR	Base Address +4
Channel 0 Transmitter Data Register	Base Address +6
Channel 1 Receiver CSR	Base Address +10
Channel 1 Receiver Data Register	Base Address +12
Channel 1 Transmitter CSR	Base Address +14
Channel 1 Transmitter Data Register	Base Address +16
Channel 2 Receiver CSR	Base Address +20
Channel 2 Receiver Data Register	Base Address +22
Channel 2 Transmitter CSR	Base Address +24
Channel 2 Transmitter Data Register	Base Address +26
Channel 3 Receiver CSR	Base Address +30
Channel 3 Receiver Data Register	Base Address +32
Channel 3 Transmitter CSR	Base Address +34
Channel 3 Transmitter Data Register	Base Address +36

TABLE 15

Vector Address Offset

<u>Interrupt Request Description</u>	<u>Vector Base Address Offset</u>
Channel 0 Receive	0
Channel 0 Transmit	4
Channel 1 Receive	10
Channel 1 Transmit	14
Channel 2 Receive	20
Channel 2 Transmit	24
Channel 3 Receive	30
Channel 3 Transmit	34


TABLE 16

Console Register & Vector Addresses


When Console Option is Enabled

<u>Channel 3 Register Description</u>	<u>Register Address</u>
Receiver CSR	177560 ₈
Receiver Data Register	177562 ₈
Transmitter CSR	177564 ₈
Transmitter Data Register	177566 ₈
Receiver Interrupt Vector Address	60 ₈
Transmitter Interrupt Vector Address	64 ₈


RECEIVER CSR



RECEIVER DATA REGISTER



TRANSMITTER CSR



TRANSMIT DATA REGISTER




FIGURE 8 (Cont.)

Model 304 Serial I/O Port Register Formats

WARRANTY

GTSC warrants that its products, except software, will be free from defects in workmanship or material under normal use and service. GTSC under this warranty will, at its option, replace or repair without charge at its plant any products manufactured by GTSC.

Freight, insurance, and other charges incurred in returning the product to GTSC will be paid by the customer.

The terms of this warranty are 90 days from the original date of shipment. The warranty provisions do not extend to products which have been repaired or altered without prior written GTSC approval, or to products which became defective due to accident or to the customer's improper installation, application or maintenance.

This warranty is in lieu of any other warranty, that is expressed or implied, including warranties of merchantability and fitness for use. GTSC reserves the right to make any changes in the design or construction of its products at any time without incurring any obligation to make any changes to products previously delivered.

GTSC neither assumes nor authorizes any other person to assume for it any other liability in connection with the sales, installation or use of its products.

GTSC shall have no liability for incidental or consequential damages of any kind arising out of the sale, installation, or use of its products.

To exercise this warranty, call GTSC, Customer Service Department for a return authorization in the event that a product is to be returned for "In Warranty Repair".